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          In today's semiconductor-based computer and communication technology, system 
performance is determined primarily by two factors, namely on-chip and off-chip 
operating frequency. In this dissertation, time-domain measurement-based methods that 
enable gigabit data transmission in both the IC and package have been proposed using 
Time-Domain Reflectometry (TDR) equipment. For the evaluation of the time-domain 
measurement-based method, a wafer level package test vehicle was designed, 
fabricated and characterized using the proposed measurement-based methods. 
Electrical issues associated with gigabit data transmission using the wafer-level package 
test vehicle were investigated. The test vehicle consisted of two board transmission 
lines, one silicon transmission line, and solder bumps with 50um diameter and 100um 
pitch. In this dissertation, 1) the frequency-dependent characteristic impedance and 
propagation constant of the transmission lines were extracted from TDR measurements. 
2) Non-physical RLGC models for transmission lines were developed from the transient 
behavior for the simulation of the extracted characteristic impedance and propagation 
constant. 3) the solder bumps with 50um diameter and 100um pitch were analytically 
modeled. Then, the effect of the assembled wafer-level package, silicon substrate and 
board material, and material interfaces on gigabit data transmission were discussed 
using the wafer-level package test vehicle. Finally, design recommendations for the 
wafer-level package on integrated board were proposed for gigabit data transmission in 










     In today's semiconductor-based computer and communication technology, system 
performance is determined primarily by two factors, namely the on-chip and off-chip 
operating frequencies. The on-chip frequency is the signal frequency inside the silicon 
integrated circuit (IC), while the off-chip frequency is the signal frequency outside the 
silicon IC such as on the mother board or in the package. In current personal computers, 
high-performance CPUs have an on-chip clock frequency of 3.40 GHz and an off-chip 
clock frequency of 1GHz. Examples of such microprocessors are the Intel Pentium IV 
and the Apple G5. 
     According to the International Technology Roadmap for Semiconductors (ITRS) 2001 
[A1], the on-chip and off-chip clock frequencies are expected to converge and reach 
5GHz in high-performance computers in 2005, as shown in Figure 1.1.  Figure 1.1 
shows the three ITRS projections based on the years 1997, 1999 and 2001 for on-chip 
and off-chip clock frequencies. In ITRS 1997 and 1999, the off-chip interconnections 
were expected to operate at a speed slower than the on-chip interconnections. However, 
in ITRS 2001, there is a convergence in the two frequencies. This can be attributed to 
the global inteconnect problem faced by interconnections due to the excessive 
resistance and capacitance of the interconnections on silicon. Hence, a major goal of 
this dissertation is the demonstration of methods that enable gigabit data transmission in 
both the IC and package. This has been achieved through wafer level packaging and 
 2
new integrated board technologies, as described in this dissertation. Wafer-level 
packaging on an integrated board is expected to be one of the future technologies that 
maximize IC performance with minimum system size. In this dissertation, the electrical 
issues arising in the design of wafer level packaging, board and silicon transmission 
































Figure 1.1   International Technology Roadmap for Semiconductors (ITRS) 





1.1.   Wafer level Packaging (WLP) 
     Wafer-level packaging can be defined as IC packaging formed at the wafer level in 
the wafer foundry [A2]. This is different from Chip-scale packaging (CSP) and Flip-chip 
where IC assembly onto the package is individually performed after dicing the wafer. 
CSPs are defined as packages with size up to 20% larger than the IC. Although the 
inductance of chip-scale packaging can be as small as that of wafer-level packaging, the 
price per I/O of chip-scale packaging is two times higher than wafer-level packaging [A2]. 
Figure 1.2 is an example of wafer level packaging fabricated at the Package Research 
Center (PRC). 
     Today, Amkor Technology’s Ultra-CSP wafer process is a commercial wafer level 
packaging technology that has a minimum pitch of 500 um and diameter of 300 um for 
solder bumps with an inductance of ~80pH. National Semiconductor’s microSMD has 
screen-printed solder balls with 170um diameter and 500um pitch with an inductance of 
~50pH. Kulicke & Soffa Flip Chip technology can provide solder bumps with 120um 
diameter and 200um pitch. SuperCSP from Fujitsu has solder balls with 230 um 
diamater and 500 um pitch. Shellcase’s ShellBGA has a minimum pitch of 250um. 
Unitive provides wafer level packaging solutions with a pitch of 150 um and a diameter 
of 75 um. 
                                           
Figure 1.2   Lead free solder 100um pitch bumps  
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1.2. Driving force for wafer level packaging 
     The driving force for wafer level packaging on an integrated board is micro-
miniaturization and high performance through adequate management of signal and 
power integrity.  
1.2.1. Power Integrity  
     Managing power requires the purity of supply voltages to on-chip circuits from off-chip 
power supplies. In Intel’s Pentium 4, the voltage tolerance on the IC is designed to be 
less than ± 5% of power supply voltage [A3]. Of the ± 5% voltage variation of the 
switching tolerance budget, ± 1.5% is reserved for settling the accuracy variation of the 
switching voltage regulator module. Therefore, ± 3.5% voltage variation is allocated for 
the design of the power delivery network from the power supply to the on-chip circuits. 
Since simultaneous switching noise (SSN) or delta-Ι  noise induces noise on the voltage 
and ground rails of the on-chip circuits, ± 3.5% voltage tolerance limits the maximum 
impedance allowed in the power delivery network. Based on ITRS 2001 roadmap, the 
operating voltage and power for high-performance microprocessors is predicted to be 
0.9V and 170W in 2005, and 0.6V and 218W in 2010, respectively. This limits the overall 
inductance of the power delivery network, which is difficult to satisfy using standard 
assembly technologies.  
     The current Intel Pentium 3 and 4 microprocessors have Organic Land Grid Arrary 
(OLGA) or Flip Chip Pin Grid Array (FCPGA) packages with a pin inductance of 1~2nH 
[A4]. Intel 486 and 386 microprocessors had Ceramic Pin Grid Array (CPGA) packages, 
and the Intel Pentium had Plastic Pin Grid Array (PPGA) packages with a pin inductance 
of ~10 nH [A5]. 
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Figure 1.3   Supply voltage, operating frequency, and power trends for Intel microprocessors 
 
     As shown in Figure 1.3, as the performance of microprocessors increases, the supply 
voltage has been decreased. In addition, the voltage tolerance of the supply voltage has 
decreased. The smaller voltage tolerance and higher operating frequency have 
necessitated smaller inductance for microprocessor packages, which has motivated the 
transition of Intel microprocessor packages from CPGA in Intel 386 micro-processors to 
OLGA or FCPGA in Pentium 4 microprocessors.  
     In 2005, high-performance Integrated Circuits are expected to consume 170W of 
power at 0.9V, translating to a transient current of 189A. This translates to the pin 
inductance being smaller than 50pH based on simulations in [A6]. In [A6], the effect of 
wafer level packaging on power integrity was simulated using the Finite-Difference Time 
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Domain (FDTD) method for various interconnect (bump) inductances. The structure of 
the packaged microprocessor is shown in Figure 1.4. It consisted of an IC in wafer form 
assembled on a board with power and ground planes. Both the IC and board support 
decoupling capacitors. The IC was powered from one edge of the board. The transition 
between the IC and the board consisted of a number of rigid or compliant interconnects 
whose inductance can gate the performance of the microprocessor. Based on the 
simulations, the maximum inductance estimated for the interconnects was about 50pH 
assuming a noise tolerance on the power supply of 55mV, as shown in Figure 1.4. The 
simulation assumed that the number of stacked layers in silicon was 4, the size of the 
chip was 20.1mm by 27mm, the number of compliant interconnects was 2464, the 
number of CMOS inverters was 77616, the simultaneous switching power was 40% of 
the total power, and the on-chip decoupling capacitance was 400nF. The clock 
frequency assumed was 5GHz with the rise and fall time of the input signal 20ps, and 
period of 200ps. 
     Standard assembly technologies have large inductances. For example, wire-bonding 
and TAB have 1-6nH inductance per interconnection, while Ball Grid Arrays (BGA) can 
have ~0.5nH inductance [A2]. Dual in Line Packages (DIP) have an inductance from 
3nH to 20nH per lead, Quad Flat Packages (QFP) have a lead inductance from 6nH to 
8nH, Plastic Leader Chip Carriers (PLCC) have a lead inductance from 3nH to 7nH, 
Ceramic BGAs (CBGA) have a lead inductance from 0.5nH to 4nH , and Plastic BGAs 
(PBGA) have a lead inductance from 0.2nH to 5nH [A7]. Wafer-level packaging using 
solder balls of 300um diameter has an inductance of 80pH per solder ball. Similarly, 
100um diameter solder balls have a 40pH inductance per solder ball and 50um diameter 
solder balls have a 20pH inductance per solder ball [A8]. The last two technologies 
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Figure 1.4   Power integrity simulation using various wafer  level interconnect inductances for  
              5GHz chip operation [A6]. (a) Simulated wafer level packaging structure and  





1.2.2. Signal Integrity  
     Managing high speed signals requires seamless transitions through various 
interfaces in the system. Based on the ITRS 2001 roadmap, the on-chip and off-chip 
frequency is expected to be 5,173MHz in 2005, which translates to a signal bandwidth of 
41.38GB/s for a 64-bit wide bus. The signals are expected to travel in both the IC and 
the package. Therefore, a seamless transition between the off-chip and on-chip circuits 
is critical for signal propagation. 
     In the previous section, power integrity in the IC package has been discussed in 
terms of inductance. Integrated circuits with higher operating frequencies and lower 
supply voltages require smaller inductance IC packages, which is the main reason for 
the need for wafer level packaging. In addition to the inductance, IC packages also 
contain parasitic capacitance. Since the parasitic capacitance helps the power integrity 
of IC packages, it is typically not included in the power integrity analysis. However, the 
parasitic capacitance degrades the signal integrity of IC packages. The parasitic 
capacitance of the IC package is more important for signal integrity than the inductance. 
Therefore, a smaller parasitic capacitance in the IC package is important for signal 
integrity, while a smaller inductance is important for power integrity.  
     Discontinuities in signal paths such as right angle bends induce parasitic 
capacitances [A9][A10][A11]. Hence, high-speed interconnections should be designed to 
have smaller number of discontinuities such as right angle bends and vias. Wafer level 
packaging has smaller parasitic capacitance than any other IC packages, which is 
another reason for the need for wafer level packaging. However, although wafer level 
packaging has small parasitic capacitance, the effect of small parasitic capacitance on 
propagating signals becomes larger as the operating frequency of ICs increases. The 
effect of parasitic capacitance in wafer level packaging on signal propagation is 
investigated in Chapter 6.  
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1.3. Integrated Boards 
     As integrated circuits contain a number of transistor circuits on a small wafer, 
integrated boards help reduce the size of systems through multi-layered high density 
interconnects and embedded passives. As shown in Figure 1.5, various functional blocks 
such as MEMS, digital circuits, analog circuits and RF circuits can be assembled onto an 
integrated board with embedded passives. Therefore, the integrated board can achieve 
micro-miniaturization and high-speed. The integration of both the IC and the board leads 










Figure 1.5   Integrated boards. 
 
1.4. Driving force for Integrated Boards 
     There are two driving forces for integrated boards: namely, system miniaturization 
and high performance. 
1.4.1. Power Integrity 
     Power distribution networks designed with a thin film dielectric layer in integrated 
boards have better capability of managing power supply noise. Thin dielectrics suppress 
power-ground plane resonances, and high dielectric constant dielectrics shift the 
resonance pattern of power-ground plane pairs to lower frequencies, which also helps 
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high-frequency bypassing [A12]. In [A13], SOP demonstrated improved performance 
over standard PWB technology, effectively suppressing simultaneous switching noise 
(SSN). 
     The parasitic inductance and resistance of power-ground decoupling capacitance 
also contribute to achieving better power integrity in integrated boards. Embedded 
decoupling capacitors have smaller parasitic inductance, increasing the effectiveness of 
the capacitance [A14]. In addition, embedded decoupling capacitors occupy a smaller 
area. 
1.4.2. Signal Integrity 
     Integrated boards can reduce a large system to a small board through high density. 
Therefore, the signal attenuation of interconnections in integrated boards becomes much 
smaller due to the reduced length of interconnections. The reduced signal attenuation 
leads to better signal integrity. In addition, embedded passives inside integrated boards 
contribute smaller discontinuities and parasitics than surface-mount discrete passives, 
improving signal integrity in integrated boards. 
 
1.5. Test vehicle 
     In the above discussion, better signal integrity and power integrity in high-speed 
packages requires less parasitic inductance and capacitance, which translates into the 
need for both wafer level packaging and integrated board technology. The wafer level 
packaging on an integrated board can be described as shown in Figure 1.6, with ICs on 
an integrated board assembled through wafer-level packaging (WLP). The integrated 












Figure 1.6   Wafer level packaging on integrated board. 
 
     For enabling gigabit data communication in WLP on an integrated board as shown in 
Figure 1.6, the effect of the following considerations on gigabit data signals have been 
investigated in this dissertation: 
1) Use of high-resistivity silicon wafer or SOI (silicon-on-insulator) wafer for reducing 
the signal propagation loss inside the integrated circuits. 
2) Use of low inductance solder bumps with 50um diameter and 100um pitch for 
satisfying the power integrity of the year 2005. 
3) Use of low-loss board materials for reducing the signal propagation loss over 
integrated boards. 
4) Implementation of seamless transitions between on-chip and off-chip circuits 
through low parasitic solder bumps for maintaining signal integrity. 
The above strategy for gigabit data transmission has been investigated through the test 
vehicle in Figure 1.7. The test vehicle consisted of two Printing Wiring Board (PWB) 
transmission lines, a silicon transmission line, and solder balls with 50um diameter and 
100um pitch.  
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tr = tf = 20ps
Rs = 50 ohm
   
 
Figure 1.7   Test vehicle for WLP on integrated board 
 
     For the silicon transmission line in the test vehicle, a low-resistivity wafer with a 
resistivity of 100 Ω-cm and a high-resistivity wafer with a resistivity of 2000 Ω-cm have 
been compared. For the board transmission lines, various board materials have been 
investigated such as Ciba, Vialux, FR4, Hitachi MCL-LX67, N4000-13 and APPE.  For 
assembling the WLP, solder bumps with 50um diameter and 100um pitch have been 
fabricated and modeled. Then, the possibilities for gigabit data transmission were 
evaluated using the test vehicle. Through the comparison between low- and high-
resistivity silicon wafer, the rationale for choosing high-resistivity silicon wafers has been 
explained. The solder bumps with 50um diameter and 100um pitch have been 
analytically modeled, resulting in an inductance of 26.8pH and capacitance of 0.32pF. 
The effect of the inductance and capacitance on gigabit data transmission has been 
quantified. The effect of board transmission lines on gigabit data transmission has been 
investigated through the characterization of various board transmission lines. 
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1.6. Development of accurate time-domain models  
     While frequency-domain response is important in RF and Wireless systems, time-
domain response is important in digital systems. Hence, accurate time-domain models 
are important for simulating high-speed digital systems. In this dissertation, time-domain 
models were extracted from Time Domain Reflectometry (TDR) measurements. In this 
section, the reason why TDR was used for characterizing digital systems is discussed 
using the frequency spectrum of digital signals. In Section 3.5, three kinds of 
transmission-line models are compared for correlation with time-domain measurements 
namely, 1) non-physical RLGC models extracted from TDR measurements, 2) RLGC 
models extracted from Vector Network Analyzer (VNA) measurements, and 3) physical 
RLGC models extracted using a 2D parameter extractor. The TDR based models 
showed better correlation with time-domain measurements than the models based on 
the VNA and the 2D parameter extractor which are being mainly used for frequency-
domain applications. 
1.6.1. Frequency spectrum of digital signals 
     Since digital signals are trapezoidal pulses, the frequency spectrum of the signals is 
much wider in bandwidth than the corresponding sinusoidal signals. The frequency 
bandwidth of a digital signal is from DC to around 1/(π*Tr) which is around the third 
harmonic of the digital signal, where Tr is the risetime of the signal. For example, the 
clock signal with T = 200ps and Tr =20 ps has a bandwidth from DC to ~16GHz, where T 
is the clock period. In Figure 1.8, the frequency spectrum of a 5GHz digital signal with 
Tr=20ps is shown together with the frequency spectrum of its step pulse with Tr=20ps. 
The step pulse is shown in Figure 1.9.  As shown in Figure 1.8, the digital signal has 
large intensity at low frequencies as well as at 5GHz and 15GHz. The step pulse of the 
digital signal has the low frequency spectrum shown in Figure 1.8. Therefore, for the 
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consideration of the low frequency spectrum, the step pulse can be used. Then, 
excluding the step pulse from the digital signal in Figure 1.8, delta functions are left 
based on the representation in Figure 1.9, which correspond to the 5GHz and 15GHz 
frequency components in Figure 1.8.  
 




























Figure 1.9   Another representation of a digital signal with a step pulse and delta functions. 
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1.6.2. Measurement for digital systems 
     Next, consider that the digital signal is applied to a linear time-invariant system. Then, 
the output of the system is the convolution of the input digital signal and the impulse 
response of the system. Let x(t) be the input signal and let h(t) be the impulse response 
of the system. Based on Figure 1.9, the digital signal can be represented as the 
convolution between its step pulse and delta functions. Let p(t) be the step pulse and d(t) 
be the delta functions. Then, the output of the system y(t) can be represented as x(t) ⊗ 
h(t) where ⊗ is the convolution operator. Since x(t) = p(t) ⊗ d(t) according to Figure 1.9, 
 
           y(t) = x(t) ⊗ h(t) = [p(t) ⊗ d(t)] ⊗ h(t) = [p(t) ⊗ h(t)] ⊗ d(t)            (1.1) 
 
Since the delta functions d(t) introduce a series of delays with a period of 5GHz, p(t) ⊗ 
h(t) is the fundamental response of the digital system. Then, the digital response of the 
system can be translated into the step pulse response of the system. The above 
discussion shows the importance of the step pulse response in digital systems.  
     Therefore, the frequency spectrum of digital systems can be thought of as the 
frequency spectrum of the step pulse, which has higher intensity at lower frequencies, as 
shown in Figure 1.8. This shows that the low frequency response including DC is very 
important in characterizing and simulating digital systems. The lowest frequency that 
most Network Analyzers can measure is 50Mhz. However, Time-Domain Reflectometry 
(TDR) can extract the frequency information from DC to 1/(π⋅Tr), where Tr is the risetime 
of the step pulse of TDR. In this dissertation, along with VNA measurements, TDR 




1.7. Time-Domain Reflectometry (TDR) measurements 
     In this dissertation, TDR is used to extract the frequency-dependent parameters of 
transmission lines both in silicon and on the board as well as passive components such 
as capacitors and inductors.  
1.7.1. TDR measurement setup 
    TDR represents the reflected time signature of an incident step waveform, as shown 
in Figure 1.10. TDR measurements display the reflection characteristics and round trip 
delay of the Device Under Test (DUT). The size of the discontinuity that can be 
measured is a function of the risetime of the step pulse.  
 










tr = 30 ps
 
Figure 1.10   TDR measurement setup 
 
Commercial TDR equipment such as that from Tektronix supports a risetime of 30ps 
with a pulse of amplitude 250mV. Though seldom used, TDR can be used to measure 
the frequency characteristics of a DUT by converting the time domain waveform to the 
frequency domain. Unlike the Vector Network Analyzer (VNA), TDR measures both the 
steady-state and transient response of the DUT. This capability of the TDR is exploited 
in this dissertation.  
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1.7.2. Problems with TDR measurements 
     TDR measurements suffer from the difficulty in accurately extracting the frequency 
information of DUTs from transient waveforms (unlike VNA) since they do not have 
automated calibration algorithms. In this dissertation, a method has been proposed for 
the extraction of the frequency-dependent parameters of Device Under Tests (DUTs) 
using an Open-Short-Load-Line calibration that can be applied to transmission lines, 
inductors and capacitors. Theoretically, the results from TDR through calibration 
techniques should be the same as those of NA if there is no noise. However, while VNA 
generates sinusoidal signals with constant amplitude regardless of frequency, the step 
pulse of TDR has the frequency spectrum in Figure 1.8 whose amplitude decreases with 
frequency. Hence, at high frequencies, the signal-to-noise ratio of TDR is much lower 
than VNA, and the accuracy of TDR is much worse than VNA. However, at low 
frequencies, the signal-to-noise ratio of TDR can be larger than VNA. In this dissertation, 
the error bound of TDR calibrated results due to noise has been analyzed and compared 
to the error bound of common VNAs for one-port measurements. It has been shown that 
the error bound of TDR calibrated results is smaller than that of VNA results at 
frequencies below ~2Ghz, which means that TDR is more accurate than VNA at 
frequencies below ~2Ghz.  As discussed in the previous section, the low frequency 
response of digital systems should be accurately characterized. Therefore, TDR 
measurements are more efficient than NA measurements for digital systems. 
1.7.3. Previous research in TDR measurements 
     The previous research in TDR measurements has been summarized and shown in 
Figure 1.11. Hewlett-Packard and Tektronix first provided commercial Time-Domain 
Reflectometry (TDR) equipment generating step pulses in the 1960s [A15][A16][A17]. By 
1970, the TDR was primarily used for measuring the characteristic impedance of 
transmission lines.   Up to the early 1990s, since a step pulse has a wide bandwidth 
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from DC to 1/(π⋅Tr) where Tr is the risetime, TDR was used for characterizing electronic 
systems over a large frequency bandwidth. A Fourier transform was used to obtain the 
frequency information from the TDR response [A18][A19]. Transistor parameters were 
obtained by fitting the model equations to the step response [A20]. In [A21], the 
frequency response of the DUT was directly computed from time-domain measurements 
using Prony’s method. Comparing time-domain simulations to TDR measurements 
yielded wide-band models for circuits [A22][A23]. The characteristic impedance of 
transmission lines was calculated through an eigen-value method using TDR 
measurements [A24]. An extended method of characteristics was applied to simulate 
and extract frequency-dependent RLGC parameters [A25]. The complex permittivity of 

































Figure 1.11   Previous TDR measurements 
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     However, the frequency domain data extracted from time-domain measurements had 
error, especially at high frequencies, because no calibration techniques were used. In 
the mid 1990s, researchers began to use calibration techniques similar to those of 
Network analyzer measurements to improve the accuracy of the extracted frequency 
data.  Similar to Network Analyzer measurements, the calibration techniques were called 
‘Time Domain Network Analysis (TDNA).’ Since Network Analyzers were relatively 
expensive, TDNA provided an alternative method for characterization. A normalization 
algorithm was used in TDR equipment to improve the accuracy in the late 1980s [A29]. 
However, this algorithm was not a calibration method. Around the early 1990s, many 
calibration methods were developed for TDR or TDR/TDT (Time Domain 
Reflectometry/Time Domain Transmission) such as 1) calibration using a 50 ohm load 
and a short circuit standard for TDR [A30], 2) calibration using a short circuit standard for 
TDR and a thru standard for TDT using short-pulse sampling [A31], 3) SOL (Short-
Open-Load) calibration for TDR and SOLT (Short-Open-Load-Thru) calibration for 
TDR/TDT [A32][A33], 4) TRL (Thru-Reflect-Line) calibration for TDR/TDT 
[A34][A35][A36], and 5) Multi-line TRL calibration for TDR/TDT [A37][A38]. Another 
interesting method developed in the mid 1990s was the layer peeling algorithm for 
extracting the spatial impedance distribution of packaging structures from TDR/TDT 
measurements [A39].  
     Based on the method developed, the TDNA system was used for package/board 
characterization to determine the complex permittivity and permeability in the late 1990s 
[A40][A41]. Also error analysis was performed to assess the accuracy of TDNA systems 
[A42][A43][A44][A45][A46]. The layer peeling algorithm was upgraded for characterizing 
packaging from TDR/TDT measurements [A47][A48][A49]. In addition, macro-modeling 
methods were developed that enabled the extraction of models directly from a time 
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domain waveform [A50][A51][A52]. Using this method, S-parameters of packaging 
structures could be extracted using Open and Short calibration standards [A51].  
     The calibration techniques, layer peeling algorithm and macro-modeling methods 
have been applied for characterizing two-conductor transmission lines. Multi-conductor 
transmission lines have been also characterized using TDR/TDT measurements, 
sometimes with the help of NA measurements. In [A53], the characteristic impedance 
matrix of multi-conductor uniform transmission lines was extracted from TDR/TDT 
measurements using single-line excitations. Lossy asymmetric coupled microstrip lines 
were characterized using Vector Network Analyzers (VNAs) in [A54]. In [A55], the 
mutual capacitance and mutual inductance of coupled lines were extracted using a 
hybrid method based on VNA and TDR measurements. In [A56], the self and mutual 
capacitance and inductance were extracted using even- and odd-mode TDR 
measurements, assuming that the coupled lines are lossless. In [A57][A58][A59], multi-
conductor transmission lines were characterized using two-port Network Analyzers. In 
[A60], differential circuits were characterized using four-port Network Analyzer 
measurements. 
1.7.3.1. One-port TDR calibration using two standards 
     In [A30], two standards consisting of a 50 ohm load and a short-circuit standard were 
used to place the reference plane before the DUT and for compensating the 
imperfections in the measurement setup before the DUT. Using the measured 
information of the two reference standards, a frequency-domain filter was created as a 
calibration box. DUT measurement data was first converted to the frequency domain, 
and the frequency domain data was filtered using the developed filter based on the two 
reference standards. Then, the data was finally converted to the time domain, which was 
the calibrated measured data of the DUT in the time domain. 
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1.7.3.2. One-port TDR calibration using three standards 
      Three standards consisting of Open, Short, and Load (SOL) calibration were applied 
to one-port TDR measurements as shown in Figure 1.12(a) [A33]. This is similar to one- 
port Network Analyzer calibration. The error model used is shown in Figure 1.12(b).  
 
TDR DUT







                     (a)                                                                                        (b) 
Figure 1.12   (a) TDR measurement setup and (b) one-port error model. 
 
The directivity factor ED represents systematic errors such as the crosstalk between 
different channels, the trigger coupling and the reflections of cables and connectors. The 
reflection frequency response factor ER represents the unwanted filter characteristics of 
the measurement system such as losses in cables and connectors. The source 
impedance match factor ES represents the impedance mismatch of the test set-up 
reflection return port. The three unknown parameters in Figure 1.12(b) were extracted 
from the measurements on the three standards measurements. Then, the model was 
applied to the DUT measurements. This method is more accurate than the two-standard 
calibration.  
1.7.3.3. Uni-directional two-port TDR/TDT calibration  
    The uni-directional TDR/TDT measurement setup shown in Figure 1.13(a) has a step-
pulse source and a sampler in port1 and has only a sampler in port2. This measurement 
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setup is uni-directional since the step-pulse propagates only from port1 to port2. For 
calibration, four calibration standards consisting of Short-Open-Load-Thru (SOLT) are 
necessary since there are five unknown parameters in the error model in Figure 1.13(b) 
[A32]. 

















                          (a)                                                                              (b) 
Figure 1.13   (a) Uni-directional TDR/TDT setup and (b) its Error model. 
 
Since the thru measurement has both a reflection and transmission, there are a total of 
five measurements in the SOLT calibration. Open, Short, and Load have been applied 
for finding the error parameters EDF, ESF, and ERF in port1. Then, thru measurement has 
been used for extracting ELF and ETF. After extracting the five unknown parameters, the 
error model was applied to two-port TDR/TDT measurements.  
    The uni-directional two-port TDR/TDT calibration has a limitation. When measuring a 
two-port DUT, only two measurements, namely a reflection and transmission are 
obtained. However, a DUT has four unknown parameters: S11, S21, S12 and S22 in the 
error model as shown in Figure 1.13(b). Therefore, this calibration technique can only be 
applied to symmetric and reciprocal DUTs.  
1.7.3.4. Bi-directional two-port TDR/TDT calibration  
   Bi-directional two-port TDR/TDT calibration uses both the forward and backward 
measurements, as shown in Figure 1.14. In the forward measurement, the pulse source  












Port1 Port2(b)  
Figure 1.14   Bidirectional two-port TDR/TDT measurement setup.  
                                (a) forward measurement and (b) backward measurement. 
 
 
Two-port calibration as used in Vector Network Analyzer (VNA) measurements can be 
directly applied for bi-directional two-port TDR/TDT calibrations. Examples of standards 
used are SOLT [A33], TRL (Thru-Reflect-Line) [A34][A35][A36], and Multiline TRL 
[A37][A38]. In VNA calibration, three kinds of two-port error models have been 
developed: 1) a 12-term error model as in Figure 1.15, 2) a 8-term error model as in 
Figure 1.16, which ignores the crosstalk from the 12-term error model, and 3) a 16-term 
(or 15-term) error model which includes all the crosstalk parameters. The 12-term error 
model is the most popular model whose parameters were extracted by using SOLT 
calibration. The 8-term error model can be derived from the 12-term error model by 
ignoring the crosstalk terms EXF and ERF. For calibrating the parameters in the 8-term 
error models; TRL (Thru-Reflect-Line), LRL (Line-Reflect-Line), LRM (Line-Reflect-
Match), LRRM (Line-Reflect-Reflect-Match) and SOLR (Short-Open-Load-Reciprocal) 
calibrations can be used. According to a probe supplier (Cascade microtech), LRRM is 
the most accurate, LRM is the next and SOLT follows in terms of accuracy [A61]. 
Usually TRL is not generally recommended [A61]. The 16-term error model is the most 
complex model which includes all the crosstalk leakage at both ports. The 16-term error 










































(a) Forward error model
(b) Backward error model  
Figure 1.15   12-term error model for bidirectional TDR/TDT calibrations. 
 














Figure 1.16   8-term error models for bidirectional TDR/TDT calibrations. 
 
    Using SOLT calibration, the 12-term error model in Figure 1.15 can be extracted. SOL 
measurements for each port have been used to obtain EDF, ERF, ESF, EDR, ERR, and ESR. 
Since ESF=ELR and ELF=ESR, four unknown parameters in the 12-term error model of 
Figure 1.15 can be extracted from a Thru measurement. The thru measurement consists 
of both forward and backward measurements, with each measurement having a 
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reflection and transmission. Therefore, there are a total of four measurements, which 
can be used for extracting the remaining four unknown parameters.  
1.7.3.5. Layer peeling algorithm  
    The layer peeling algorithm has been used in [A39][A47] for computing the spatial 
impedance distribution from TDR/TDT measurements. The layer peeling algorithm 
begins with the assumption that a non-uniform structure can be expressed as 
summation of cascaded uniform transmission lines, as shown in Figure 1.17.  
 
                       














Figure 1.17   TDR/TDT response with time. 
 
In Figure 1.7, the impedance of the first section Z1 can be found using the reflected 
voltage Vr1 using the equation.  









=                                                     (1.2) 
where Z0 = 50Ω is the impedance of the TDR equipment. After finding Z1, Z2 can be 
calculated using the reflected voltages Vr2, Vr1 and impedance Z1. Using this procedure, 
the spatial impedance distribution Z1, Z2, Z3 and Z4 can be found.  
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     Jong and Tripathi formulated an algorithm for peeling the impedance distribution 
using the concept of the basic cell in Figure 1.17 [A39][A47]. Although the layer peeling 
algorithm is very useful to characterize non-uniform transmission lines, it cannot be used 
to extract the frequency-dependent parameters of transmission lines. 
1.7.3.6. Macro-modeling approach 
     In [A51], a method for extracting the transmission line parameters directly from 
TDR/TDT measurements has been discussed using Short-Thru calibration. A short 
calibration measurement was used for setting the reference plane. Then, using the 
Generalized Pencil of Function Method, the poles of the system were captured. A thru 
calibration measurement was used to de-convolve the effect of the step source and for 
finding the residues of the system. The impulse response of the DUT was extracted in 
the form of a rational function, as given below: 










)(                                        (1.3) 
where s=jω, ak are the residues, sk are the poles, M is the number of poles in the 
approximation, and ω is the angular frequency. In Equation (1.3), H(s) is the transfer 
function of the DUT which can be used for simulation. From the transfer function of the 
transmission line, the frequency-dependent characteristic impedance and propagation 
constant were extracted in [A51]. 
1.7.3.7. Characteristic impedance matrix characterization using single-line 
excitations 
    In [A53], the characteristic impedance matrix of multi-conductor uniform transmission 
lines was extracted using TDR/TDT measurements. Using (1,0) excitation as shown in 
Figure 1.18, four measurements were used at ports V1, V2, V3 and V4. This was 
repeated for (0,1) excitation. Using the measurement data, the eigen-value and eigen-
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vector of the characteristic impedance matrix of the coupled line was calculated, from 
which the characteristic impedance matrix was extracted. 
 










Figure 1.18   (1,0) excitation of coupled lines. 
 
1.7.3.8. Asymmetric coupled line characterization using Network Analyzer 
    Lossy asymmetric coupled microstrip lines were characterized using Vector Network 
Analyzers (VNAs), using an electrical model for the multi-conductor transmission line 
under test [A54]. The characterization procedure consisted of three steps, as shown in 
Figure 1.19.  
 
                     
Figure 1.19   Schematic representation of the NA measurement procedure. 
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The first step was used to calibrate an over-determined set of two-port measurements 
using a two-port multiline thru-reflect-line (TRL) method. The second step was used to 
find the low-frequency limit of the line’s per-unit-length capacitance matrix. The third step 
was based on the fact that the per-unit-length admittance matrix can be approximated 
from the per-unit-length capacitance matrix over the entire frequency range. This method 
resulted in a constant per-unit-length capacitance matrix and frequency-dependent 
resistance and inductance matrices for coupled lines.  
1.7.3.9. Hybrid method using TDR and VNA measurements 
     A hybrid method was used for characterizing coupled lines in [A55]. In [A55], the 
mutual capacitance and mutual inductance of coupled lines were extracted based on 
VNA and TDR measurements, as summarized in Figure 1.20. 
 
 





First, the voltage-coupling coefficient (Kv) is calculated from VNA measurements. Then, 
mutual capacitance (Cm) and mutual inductance (Lm) are calculated from the voltage-
coupling coefficient, and the known single line self-capacitance and self-inductance 
parameters. Next, SPICE simulation is used for extracting the crosstalk parameters 
which are compared with TDT measurements. Finally, crosstalk parameters are 
optimized in SPICE such that the simulated waveforms match with TDT measurements. 
This extraction method is useful for characterizing homogeneous guiding structures, 
where the propagation of coupled transverse electromagnetic (TEM) modes are 
supported. 
1.7.3.10. Lossless coupled line characterization using TDR measurements  
     In [A56], the self and mutual capacitance and inductance were extracted using even- 
and odd-mode TDR measurements, assuming that the coupled lines are lossless. From 
the even- and odd-mode TDR measurements, the characteristic impedance Zeven, Zodd, 




                                  (a)                                                                        (b) 
                        Figure 1.21   (a) Even and (b) odd- mode TDR measurements. 
 
where Zeven and Zodd are the even and odd-mode characteristic impedances, and teven 
and todd are even- and odd-mode delays, respectively. Then, using Equation (1.4), the 
self and mutual capacitance and inductance are extracted. 
    

































1.7.3.11. Network Analyzer measurement of multi-conductor transmission lines 
     Since a Network Analyzer is basically a two-port measurement equipment, 
measurement of multi-port devices requires mathematical techniques for representing a 
multi-port device as summation of two-port devices [A57][A58][A59]. The techniques 
presented in [A57][A58] are based on the transformation of port impedances, as shown 
in Figure 1.22. In Figure 1.22(a), each port is terminated with impedance ζi (i=1,2, … n) 
and the scattering parameter measured with the port impedance ζi is represented as [S], 
which is a n x n matrix. The port impedance represents the input impedance of the 
measurement port. In other words, the transmission line in Figure 1.22(a) is measured 
with an equivalent n-port Network Analyzer whose port impedances are ζi. The 
measured result from the n-port Network Analyzer can be represented as a [S]nxn matrix. 
In Figure 1.22(b), each port is terminated with Zi (i=1,2,… n) and the scattering 
parameter measured with the port impedance Zi is represented as [S’] which is a n x n 
matrix. The scattering parameter [S’] nxn can be measured with n-port Network Analyzers 
whose port impedances are Zi (i=1,2, … n).  




          (1.5) 
 
 
where S is the original scattering matrix normalized to a given set of port impedances ζi 
(i=1,2,..n), S’ is the transformed scattering matrix normalized to a new set of port 










































multi-port devices can be measured using two-port Network Analyzers. As an example, 
a four-port hybrid coupler was measured in [A57]. Using this method, the scattering 
parameter of (n+1)-conductor transmission lines can be extracted. However, developing 
models for the (n+1)-conductor transmission lines from the measured scattering 
parameter can be a problem. The model development can be done using optimization 
[A63], or by using T- or Π- circuit models which are valid at frequencies below 1GHz 
[A64]. Hence, although Network Analyzer can accurately measure the scattering 
parameter of (n+1)-conductor transmission lines, modeling (n+1)-conductor transmission 


























Figure 1.22   Transformation of port impedances. 
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1.7.3.12. Mixed-mode characterization 
     In [A60], differential circuits were characterized from standard S-parameters using a 
transformation between standard S-parameters and mixed-mode S-parameters. 
Standard S-parameters are S-parameters obtained using single-ended Network 
Analyzers, which can be expressed as:  
                            
        (1.6) 
 
where ai and bi are the waves measured at ports 1-4. On the other hand, mixed-mode 
S-parameters are S-parameters for differential and common-mode signals, which can be 
defined as: 
 
         (1.7) 
                         
 
where 






































Then, the standard four-port S-parameters and mixed-mode S-parameters have the 
following relationship: 
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where 
                         
 
 
This transformation is useful for characterizing differential circuits from standard S-
parameters. Currently, instead of using single-ended vector Network Analyzers, mixed-
mode S-parameters can be directly measured using mixed-mode (or pure-mode) vector 
Network Analyzers generating differential and common-mode signals. 
1.7.3.14. W-element models for transmission lines in Hspice 
     In this dissertation, transmission lines were simulated using W-element models in 
Hspice [A65]. There are three models for transmission lines in Hspice, namely, T 
models, U models and W-element models. W-element models are the most advanced 
models for simulating lossy transmission lines in the time domain, having been added to 
Hspice in 2000. There are three merits for using W-element models. First, W-element 
models include the causality condition of lossy transmission lines with finite length. 
Hence, the delay effect of lossy transmission lines can be accurately simulated in the 
time domain. Second, W-element models can simulate the frequency-dependent 
parameters of transmission lines such as frequency-dependent resistance, inductance, 
admittance and capacitance. Finally, W-element tabular models can simulate any 
frequency-dependent parameters associated with lossy transmission lines. Therefore, 
measurement results from VNA and TDR can be simulated using W-element tabular 
models. 
 
1.8. Outline of the dissertation 
























1.8.1. Chapter 1: Introduction 
     The motivation, introduction and goal of this dissertation have been described. The 
goal of this dissertation is the demonstration of methods that enable gigabit data 
transmission in both the IC and package. In this dissertation, electrical issues associated 
with gigabit data transmission using a wafer-level package test vehicle have been 
discussed. The test vehicle consists of two board transmission lines, one silicon 
transmission line, and solder bumps with 50um diameter and 100um pitch. TDR 
characterization methods for transmission lines have been developed in this dissertation. 
The measurement need for Time-Domain Reflectometry (TDR) has been described for 
characterizing digital systems. The previous research on TDR has been reviewed. 
1.8.2. Chapter 2: Calibration and Error Analysis in TDR/TDT measurements 
     In this chapter, the Short-Open-Load (SOL) calibration technique for TDR 
measurements is investigated for extracting frequency-domain information from TDR 
measurements. The uncertainty in the SOL calibration is quantified and compared to that 
of Network Analyzers. It has been shown that the error or uncertainty of SOL calibration 
for TDR with ±1.5ps drift is lower than Network Analyzer below 2GHz, but higher for 
frequencies greater than 2GHz. The maximum absolute uncertainty of SOL calibration 
for TDR is 0.0026 at 50MHz, 0.02 at 2GHz and 0.075 at 8GHz for |S11M| = 1. Using 
similar analysis, it has been estimated that the Vector Network Analyzer has absolute 
uncertainty of 0.02 at 50MHz, 0.026 at 2GHz and 0.043 at 20GHz for |S11M| = 1. For 
improving the accuracy of the SOL calibration, Open-Short-Load-Line (SOLL) calibration 
for TDR measurements are proposed and applied for characterizing transmission lines in 
the following chapters. For evaluating the accuracy of SOLL calibration, inductors, 
capacitors and microwave filters are characterized and compared to NA measurement 
results, showing good correlation. Two-port TDR/TDT calibrations are also discussed. 
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1.8.3. Chapter 3: Characterization of Package Transmission Lines 
     The TDR calibration method developed in Chapter 2 is applied to transmission lines 
in Chapter 3. The frequency-dependent characteristic impedance and propagation 
constant of transmission lines are extracted with a pad de-embedding technique 
proposed for TDR measurements. Non-physical RLGC models for package transmission 
lines are developed for simulating the extracted data. Three transmission line models 
are discussed by comparing simulations to time-domain measurements, namely, the 
non-physical RLGC models based on TDR measurements, conventional physical RLGC 
models based on 2-D Maxwell equations’ simulators, and Vector Network Analyzer 
(VNA)-based models. In addition, an in-situ characterization method for package 
transmission lines using TDR measurements is developed for extracting the frequency-
dependent characteristic impedance and propagation constant without the need for 
calibration. Various Printing Wiring Board (PWB) transmission lines are characterized 
using TDR measurements, simulated with non-physical RLGC models, and verified by 
correlating simulations to time-domain measurements. The optimum structure for the 
board transmission line in the wafer level package test vehicle is selected from the 
various PWB transmission lines characterized. 
1.8.4. Chapter 4: Characterization of Silicon Transmission Lines 
      The TDR characterization method in Chapter 3 is applied to silicon transmission 
lines in Chapter 4, and the limitation of the TDR characterization method is discussed. 
Coplanar lines on high-resistivity (2000 Ω-cm) and low-resistivity (100 Ω-cm) silicon 
substrate are fabricated and characterized using NA and TDR measurements. Non-
physical RLGC models for silicon transmission lines including slow-wave propagation 
effect are developed for characterizing silicon transmission lines and simulating the 
extracted data from NA and TDR measurements. The accuracy of the non-physical 
RLGC models for silicon transmission lines with slow-wave propagation effect is verified 
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by showing the good correlation between simulations and measurements in the time and 
frequency domain. The optimum structure for the wafer level packaging test vehicle is 
selected from the various silicon transmission lines characterized. 
1.8.5. Chapter 5: Characterization of Multi-conductor Transmission Lines  
     The TDR characterization methods for two-conductor transmission lines in Chapter 3 
are extended to multi-conductor transmission lines in Chapter 5. Coupled line and 
differential lines are fabricated, characterized from TDR measurements, simulated with 
non-physical RLGC models, and verified by correlating simulations to time-domain 
measurements. Non-physical RLGC models for coupled lines, differential lines, (3+1)-
conductor transmission lines and (n+1)-conductor transmission lines are developed for 
characterizing and simulating transmission lines. The stability of non-physical RLGC 
models for lossy (n+1)-conductor transmission lines is demonstrated by simulating (3+1) 
and (64+1)-conductor transmission lines.   
1.8.6. Chapter 6: Wafer-level Package on Integrated Board 
 In Chapter 6, the effect of assembled wafer-level package, silicon substrate and 
board material, and material interfaces on gigabit data transmission is investigated using 
the wafer-level package test vehicle described in Chapter 1. The board and silicon 
transmission lines for the test vehicle are chosen based on the results in Chapter 3 and 
Chapter 4. The solder bumps with 50um diameter and 100um pitch are analytically 
modeled. The effect of the parasitic capacitance in the solder bumps on gigabit data 
transmission is discussed. It is concluded that better signal integrity cannot be achieved 
only by using lower loss material, but also requires low parasitic capacitance for signal 
transmission from the chip to the board. 
1.8.7. Chapter 7: Conclusion and Future Work 
     Chapter 7 concludes the dissertation with the proposal for the continuing work of this 










     This chapter discusses the calibration and error analysis for Time Domain Reflecto-
metry (TDR) and Time Domain Transmission (TDT) measurements. The purpose of 
TDR calibration is to accurately extract the frequency-domain response of interconnects 
from time-domain measurements. In this chapter, the calibration algorithm and error 
analysis of Short-Open-Load (SOL) calibration for TDR measurements are discussed in 
detail. A Short-Open-Load-Line (SOLL) calibration for TDR measurements is proposed 
for improving the accuracy. In this chapter, capacitors and inductors are characterized 
using TDR measurements. 
 
2.1. Block Diagram of TDR equipment 
    The TDR head consists of a step source, a sampler and an ADC converter, as shown 
in Figure 2.1. The step source generates a step pulse, which is supplied to the Device 
Under Test (DUT) through an SMA connector. The Tektronix instrument (SD24) has a 
pulse source with a risetime of 30ps and amplitude of 250mV. The reflected signals are 
detected by the sampler and converted to digital signals through the 8-bit ADC converter. 
The output impedance seen from the SMA connector is 50 Ω and the source impedance 
of the step source is also 50 Ω, which translates to the input impedance of the sampler 
being much higher than 50 Ω. 
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Figure 2.1   Block Diagram of SD24 TDR head and 11801B sampling oscilloscope. 
 
2.2. Error in TDR measurements 
     TDR measurements have two kinds of errors, namely, systematic and random error 
[B1][B2]. 
2.2.1. Systematic error 
     Systematic error occurs in every measurement, is predictable, and can therefore be 
removed by calibration. The source of systematic error is the deviation from the ideal 
performance of every component in the TDR equipment. Since the sampling circuit, 
cable loss, characteristic impedance, calibration standards, and microprobes are not 
perfect, these imperfections are included in the measurement results. The calibration 
technique discussed in Chapter 1 can be used to eliminate the systematic error from 
measurements.  
2.2.2. Random error 
     Random error consists of vertical noise, jitter and drift. Vertical noise represents the 
amplitude of random noise. Jitter represents the random effect in the sampling circuit. 
Ideally, the sampling circuit must obtain samples at regular intervals. However, due to 
random noise, there is a variation in the sampling interval, which causes jitter. Jitter 
induces horizontal random noise causing variation along the time axis. Drift represents 
the random effect in the step source. The step source generates a very fast periodic step 
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pulse with a 30ps risetime using the internal clock of the sampling oscilloscope. However, 
since the internal clock and the step source circuit are not perfect, the generated step 
source has a small timing difference which is called drift. Drift causes horizontal random 
noise along the time axis.  
                   
















Figure 2.2   Measured horizontal random noise of the TDR equipment. 
 
   In Figure 2.2, the horizontal random noise caused by drift and jitter was measured 
using a Tektronix SD24 TDR head and 11801B sampling oscilloscope. The figure shows 
variation from the steady value. The median height of the step pulse was measured 
every second with the time recorded. In Figure 2.2, the TDR system used had ± 1.5 ps 
drift. Similarly, vertical random noise was measured, as shown in Figure 2.3. Assuming 
that the vertical random noise can be expressed as a normal distribution, its standard 
deviation has been plotted as a function of the number of averages in Figure 2.3(b). The 
vertical random noise has ~ 0.1 mV standard deviation using an averaging of 32. 
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                                         (a)                                                                          (b)            
Figure 2.3   (a) Measured vertical random noise and (b) its standard deviation  
as a function of number of averages. 
 
2.2.3. Effect of systematic and random error 
     The effect of systematic and random noise on extracted data from TDR can be 
explained in the following way. Let µ be the true value of a parameter associated with a 
Device Under Test (DUT) measured using a TDR. Then, since there are random errors, 
the output result extracted from the TDR measurements has a normal distribution if the 
measurement is done repeatedly. The measurement can therefore be represented 
statistically as:  
                      ),( 2σµNX =                                    (2.1) 
where the random variable X  is the measured waveform extracted from the TDR, µ  is 
the average of the samples, and σ is the standard deviation. Based on Equation (2.1), 
systematic error is associated with µ  causing error in µ , and random error affects σ 
thereby inducing error. Since calibration removes all the systematic errors, it corrects µ   
so that µµ = . However, there still exists random noise which causes uncertainty in the 
extracted results. In random noise, drift has the largest effect on the extracted frequency 
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response after calibration. The effect of drift has been modeled and analyzed in Section 
2.4. 
 
2.3. Short-Open-Load (SOL) calibration for TDR measurements 
     Accurate one-port error models for calibration have three unknown parameters, as 
shown in Figure 2.4. Therefore, three known calibration standard measurements are 
required to find the three unknown parameters. Since Short-Open-Load calibration 
structures have high accuracy [B3], SOL calibration is often used for one-port calibration.  
2.3.1. Time to Frequency domain Conversion  
    If a DUT is a linear time-invariant system, the incident signal p(t) and the reflected 
signal r(t) from the DUT can be related using the impulse response h(t) of the DUT in the 
form:  
)()()( thtptr ⊗=                                 (2.2) 
where ⊗ is the convolution operator. Taking the derivative of Equation (2.2), (2.2) 
becomes 
)()()( '' thtptr ⊗=                                    (2.3) 
where )(' tr and )(' tp  are the derivatives of the reflected and incident waveforms, 
respectively. Using the Z-transform applied to Equation (2.3), 
)()()( '' ZHZPZR =                                    (2.4) 













                                   (2.5) 
    In Equation (2.5), Ts is the sampling interval, x(n) are the discrete samples and ω  is 
the angular frequency. Since the Fourier transform of a finite length data stream x(n) is 
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performed with zeros patched outside x(n) from -∞ to ∞, the Fourier transform of a finite 
step pulse includes the frequency response of the abrupt transition at the end of the 
pulse if the final value for x(n) is not zero. However, the derivative of a step pulse has 
zero final value since the step pulse has a constant value in the steady state. Therefore, 
the Fourier transform of the derivative of the pulse does not include the abrupt transition. 
The sampling interval, Ts, determines the bandwidth that can be obtained using the 
calibration method discussed in this chapter. A sampling interval of 0.5ps was used in 
this dissertation, which results in a frequency bandwidth > 20GHz without aliasing error. 
2.3.2. SOL Calibration 
     High Frequency measurements require the specification of reference planes. A DUT 
is always characterized at or between reference planes for a 1-port or 2-port 
measurement, respectively. Calibration structures are required to de-embed parasitics 
and discontinuities from the measurements at the reference planes. In this dissertation, 
Short-Open-Load calibration has been used for 1-port TDR measurements. As 











                           Figure 2.4   One-port error model for Short-Open-Load (SOL) calibration. 
 
     For a 1-port TDR measurement, an error model using a signal flow graph can be 
constructed, as shown in Figure 2.4 [B3]. In the Figure, x, y and z are the unknown 
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parameters which are calculated from the open, short and 50 ohm-load standard 
measurements. In Figure 2.4, S11A is the actual response of the DUT and S11M is the 
measured response which includes all the imperfections of the measurement setup used. 
From Figure 2.4, using the signal flow graph, the frequency response of the DUT can be 
derived as:  











11                                   (2.6) 
 If the open, short and load measurements are expressed as S11MO, S11MS and S11ML 
respectively, the variables x, y and z in Equation (2.6) can be expressed as: 



























                 (2.7) 
Once x, y and z parameters are computed, these parameters can be used to calibrate 
the DUT, similar to a network analyzer calibration.  
    An interesting point to note in Equation (2.6) and (2.7) is that the incident signal from 
TDR, p(t), need not be measured. Since S-parameters are expressed as the ratio 
(reflected signal/incident signal), the reference signal in Equation (2.6) and (2.7) is 
cancelled. In addition, linear operations on the four signals such as differentiation and 
integration do not change the results in the extraction procedure. Hence, derivatives of 
the signals have been used to compute S11A, using Equation (2.6) and (2.7). 
 
2.4. Error Analysis for SOL calibration 
2.4.1. Drift error model 
   For the error analysis of the SOL calibration in Figure 2.4, the induced error due to 
random noise was modeled and used in the error analysis. From the previous section, 
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the test system used had a drift of ± 1.5ps. The step pulse had a risetime of 30ps and 
amplitude of 250mV. The normalized drift error model was extracted from the 
comparison between two pulses, namely, a step pulse with 30ps risetime and a step 
pulse with 1.5ps delay and 30ps risetime. The difference between the two pulses shows 
the maximum random variation of the incident pulse due to drift. After the Fourier 
transform of the two pulses, the difference was normalized. The normalized maximum 
difference can be represented as: 
                        )5.12exp(1max psfj ⋅⋅⋅±−=∆ π               (2.8) 
where f is the frequency in Hertz. Equation (2.8) shows that the difference becomes 
larger as frequency increases, which means that the uncertainty of TDR measurements 
becomes larger with an increase in frequency. The random error in Equation (2.8) has 
been used to quantify the uncertainty of extracted data from TDR measurements using 
SOL calibration.  
2.4.2. Real error analysis  
    In this analysis, only the real axis of the Smith chart was considered for simplicity. The 
open, short and load measurements including random noise were modeled as: 















                                   (2.9) 
where ∆SO, ∆SL, and ∆SS are the normalized random variables of the open, short, and 
50Ω-load measurements, respectively. The mean of ∆SO, ∆SL, and ∆SS are zero if the 
SOL calibration is perfect. Then using Equation (2.9), Equation (2.6) can be modified to 
include random error as: 
 
 45




































































   (2.10) 
 
Then, the error or uncertainty between S11A and S11M in Figure 2.4 can be calculated as:  







11                (2.11) 
The error or uncertainty in Equation (2.11) is random because ∆SO, ∆SL, and ∆SS are 
random variables. Statistically, the mean of the error is zero since the mean of ∆SO, ∆SL, 
and ∆SS are zero. However, if a TDR measurement is performed once, the TDR 
measurement result has the uncertainty in Equation (2.11). It is important to note that the 
error in Equation (2.11) depends on the measurement value S11M. At around S11M = 0, 
∆SL is the most important quantity. Around S11M=1, ∆SO is the most important quantity, 
while around S11M = -1, ∆SS is the most important quantity. 
2.4.3. Complex error analysis  
     In this section, the previous section has been extended to include a complex 
reflection coefficient to show the uncertainty on the entire Smith chart. There are two 
kinds of random noise in ∆SO, ∆SL, and ∆SS in Equation (2.9), which are random vertical 
noise and drift noise. The random variables in Equation (2.9) have the following 
distributions, assuming that random noise has normal distributions with zero mean and 
is independent. 
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           (2.12) 
In Equation (2.12), SvLvOv σσσ ,,  are the standard deviations of normalized vertical 
random noise in the frequency domain for the open, load and short, respectively. 
SdrLdrOdr σσσ ,,  are the real part of the standard deviations of normalized drift random 
noise in Equation (2.8), SdiLdiOdi σσσ ,,  are the imaginary part of the standard deviations 
of normalized drift random noise in Equation (2.8), and N()  represents a normal 
distribution. In Equation (2.12), σOv = σ Lv = σ Sv = 0.4mV  since the normalized vertical 
noise for an averaging of 32 is 0.4mV (=0.1mV/0.25) in standard deviation from Figure 
2.3. From Equation (2.8), 
|)]5.12cos(1[
2
1| psfSdrLdrOdr ⋅⋅−=== πσσσ                 (2.13) 
|)5.12sin(
2
1| psfSdiLdiOdi ⋅⋅⋅=== πσσσ  
     Then, the normalized vertical noise and the drift in Equation (2.13) can be generated 
and applied to Equation (2.6) and (2.7). The standard deviation of S11A was statistically 
extracted, and the maximum uncertainty was assumed to be 2*(the standard deviation of 
S11A). The maximum uncertainty at 50MHz, 2GHz, and 8GHz were statistically extracted 
with a drift of ± 1.5ps and a vertical random error of 0.1mV, and are shown in Figure 2.5, 
2.6 and 2.7, respectively. From Figure 2.5, 2.6 and 2.7, the worst uncertainty occurs 
around the unit circle at each frequency. Based on Figure 2.5, 2.6 and 2.7, Figure 2.8 
shows the absolute uncertainty of TDR measurements along the imaginary axis of the 
Smith chart. From Figure 2.8, the maximum absolute uncertainty of SOL calibration for 
TDR is 0.0026 at 50MHz, 0.02 at 2GHz and 0.075 at 8GHz for |S11M| = 1. This 
uncertainty is lower than the uncertainty associated with a Vector Network Analyzer 
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(VNA) at low frequencies, but higher at high frequencies. A Vector Network Analyzer has 
the absolute uncertainty of 0.02 at 50MHz, 0.026 at 2GHz and 0.043 at 20GHz for |S11M| 
= 1 from [B4].  Below 2GHz, the uncertainty of TDR is lower than that of VNA. The 
uncertainty analysis shown was done for SOL calibration, with the uncertainty mainly 












































                                 (a)                                                                             (b) 
Figure 2.5   Maximum uncertainty on the Smith chart at 50MHz for (a) the real part of measured 








































                               (a)                                                                            (b) 
Figure 2.6   Maximum uncertainty on the Smith chart at 2GHz for (a) the real part of measured 










































                         (a)                         (b)     
Figure 2.7   Maximum uncertainty on the Smith chart at 8GHz for (a) the real part of measured 
impedance and (b) imaginary part of measured impedance. 
 


































Figure 2.8   Maximum absolute uncertainty for the measured impedances  
along the imaginary axis of the Smith chart. 
 
To reduce the uncertainty due to drift, an additional calibration structure (short or open 
transmission line) has been used in this dissertation. The additional structure reduces 
the uncertainty by ~ 15% during TDR calibration. 
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2.4.4. Repeatability and reproducibility  
    In the previous section, the effect of drift on the uncertainty of TDR measurements 
was discussed. However, there can be additional random error in the test system which 
arises from probe contacts. In order to ascertain the random variation of a measurement 
setup used, measuring the DUT many times provides statistical distribution due to 
random noise. There are two kinds of measurements for ascertaining the uncertainty of 
the test system used, which are repeatability and reproducibility.  Repeatability is 
obtained by measuring a DUT many times over a short time period. Each measurement 
can be either done with a new calibration or with a previous calibration. The variation in 
the measurements shows the repeatability of the measurement setup used. 
Reproducibility shows the long-term variance of the test system used. For repeatability 
and reproducibility measurements, an open is the best structure to be measured [B5].  
    In this section, the repeatability of the TDR system used with a drift of ± 1.5ps was 
simulated using the signals shown in Figure 2.9.  
 
                        





















             
Figure 2.9   Simulated TDR signals for repeatability analysis of SOL calibration. 
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The DUT had a delay of 80ps compared to Open and Short calibration, and an exact 
frequency response from DC to 10GHz is plotted in Figure 2.10. After adding a random 
drift to each signal, the SOL calibration discussed above was applied to find the 
frequency response of the DUT. Then, the difference between the extracted results in 
the frequency domain is plotted in Figure 2.11. At 10GHz, the mean of the samples is 
0.0502 and the standard deviation is 0.0283. 
 
 
                            




















Figure 2.10   Exact frequency response of the DUT on Smith chart (DC~10GHz). 
 
 
     The random drift of TDR measurement induces two kinds of effect on the frequency 
response of the DUT. The first effect is the vertical movement of the calibrated frequency 
response on the Smith chart, which results in the response being outside the unit circle. 
The curves in Figure 2.11 show this effect. The second effect is an additional random 
delay to the DUT. The maximum uncertainty at each frequency in Figure 2.11 is 
determined by the maximum random delay since the uncertainty in Figure 2.11 
represents the distance to the Smith chart response with random delay.  
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Figure 2.11   Simulated repeatability of TDR calibration for the DUT in Figure 2.9. 
 
2.5. Short-Open-Load-Line (SOLL) Calibration for TDR 
     When TDR measurements are calibrated using SOL standards (Open-Short-Load), 
the reference planes of Open, Short and Load can be slightly different from each other 
due to the drift in TDR equipment. Hence, to reduce the error due to drift, an extra 
calibration structure is necessary in addition to SOL standards, as shown in Figure 2.12. 
The new calibration method in Figure 2.12 consists of Open-Short-Load-Line (SOLL) 
structures. The additional calibration structure, Line, is used to adjust the drift error 
between Open, Short and Load measurements, which can remove the vertical 
movement of the calibrated frequency response. Line can be a transmission line with 50 
ohm characteristic impedance and finite length which is included in calibration standards 
for VNA. In Figure 2.12, after adjusting the delay of open, short and load using Line, the 
SOL calibration in Section 2.3.2 is applied to the DUT. However, the SOLL calibration 
still has a limitation. The random delay due to the drift in TDR measurements is still 
difficult to remove from the calibration response. 
 52
                          
Open, Short, Load Open/Short TL DUT
Open’, Short’, Load’
Adjust the delays of






Figure 2.12   Short-Open-Load-Line (SOLL) calibration procedure. 
 
     The repeatability of the SOLL calibration was simulated using the signals in Figure 
2.9 with an additional open-terminated line whose delay was 40ps compared to Open, 



















Figure 2.13   Simulated repeatability of SOLL calibration for the DUT in Figure 2.9. 
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Figure 2.13 shows that the vertical movement of the frequency response due to drift can 
be eliminated. At 10GHz, the mean of the samples was 0.0429, and the standard 
deviation was 0.0299. Using the SOLL calibration, ~15% of the uncertainty in Figure 
2.11 was reduced. 
     The repeatability of the TDR system used was characterized by measuring a 
coplanar line with delay of 40ps on an Impedance Standard Substrate (101-190) from 
Cascade Microtech with the SOLL calibration. The frequency response is close to the 
response of the lossless line in Figure 2.10. Ten measurements for the coplanar line 
were performed at an interval of 5 minutes, and the difference between S-parameters 
were plotted, as shown in Figure 2.14. The curves in Figure 2.14 are similar to the 
curves in Figure 2.13, which implies that the main cause of the variance is drift in the 






















Figure 2.14   Measured repeatability of TDR system used for a 40ps delay line. 
 
 54
2.6. TDR/TDT calibration 
     In this section, the effect of drift in the TDR system on the uni-directional TDR/TDT 
calibration in Section 1.7.3.3 has been discussed [B6]. The drift of TDR used was ± 1.5 
ps. TDR/TDT signals were first simulated using Hspice, as shown in Figure 2.15. The 
DUT is a transmission line with Z0=30Ω, εr = 4, α=2/(10*109)*f  Np/m, and length = 
0.01m, where α is the attenuation constant and f is the frequency in Hertz. Using SOLT 
calibration explained in Section 1.7.3.3, the frequency response of the transmission line 
was extracted, as shown in Figure 2.16.  
     The repeatability of the TDR/TDT measurements due to a drift of ± 1.5ps is shown in 
Figure 2.17. Figure 2.17(a) shows the repeatability of S11 and Figure 2.17(b) shows the 
repeatability of S21. As shown in Figure 2.17, since S21 in Figure 2.16 is similar to 
Figure 2.10, the repeatability of S21 is similar to Figure 2.11. In addition, S11 and S21 
have similar uncertainty.  
 





























































































                     (b) 
Figure 2.17   Simulated repeatability of uni-directional TDR/TDT calibration with a drift  
of ± 1.5ps for the transmission line in Figure 2.15. (a) S11 and (b) S21. 
 
2.7. TDR characterization examples 
     In this section, the SOLL calibration has been applied for the characterization of 
inductors, capacitors and microwave filters to demonstrate the accuracy of the TDR 
measurements. 
2.7.1. Inductors 
The embedded one-loop inductor in Figure 2.18 was measured using the TDR, as 
shown in Figure 2.19. The inductor was patterned using a copper plane on a Dupont 
Vialux dielectric film with 1 mil thickness [B7].  The metal trace of the inductor had a 
width of 2 mils. In Figure 2.20, the extracted S-parameters from a Network Analyzer and 
TDR have been compared. The two results agree well with each other. The inductor had 
a resonant frequency of 3.6 GHz, Q of 80 at 2GHz and inductance of 10nH from NA 
measurements. Figure 2.21 shows the quality factor of the inductor. The quality factor is 








Figure 2.18   embedded inductors. 
 
 



















Figure 2.19   TDR measurement of the one-loop inductor in Figure 2.18. 
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Figure 2.20   S-parameter (S11) of the inductor (DC~4.3GHz). 
 
     The following procedure was used for extracting the quality factor in Figure 2.21 from 
the TDR waveform in Figure 2.19. First, Open, Short, Load and Line standards were 
measured for SOLL calibration. Second, the inductor in Figure 2.18 was measured using 
the TDR, as shown in Figure 2.19. Then, the calibrated frequency-domain response in 
Figure 2.20 was extracted based on the TDR calibration in Figure 2.12. Finally, the 
quality factor was extracted using the rate of change of phase at resonance after 
attaching a known capacitance to the extracted inductor impedance [B8], as shown in 
Figure 2.21. 







dQ =                                       (2.14) 
where ω0 is a resonance frequency, φ is the phase and Q is the quality factor. In Figure 
2.22, the uncertainty of the extracted quality factor due to the random noise of the TDR 
equipment is shown. The extracted inductance was insensitive to random noise. 
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Figure 2.21   Quality factor of the inductor. 
 
 





















     Figure 2.24 shows the TDR measurements of a capacitor. The capacitor was 
fabricated at the Packaging Research Center (PRC) using a high dielectric constant 
material developed at PRC [B9]. The thickness of the dielectric was 1mil and the 
diameter of the circular conductor was 0.6mm, as shown in Figure 2.23.  
 
 
Figure 2.23   Capacitors fabricated at PRC. 
 
















Figure 2.24   TDR measurement of a capacitor. 
 
Figure 2.25 shows the extracted capacitance and quality factor of the capacitor from the 
TDR waveform in Figure 2.24. The following procedure was used for extracting the 
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capacitance and quality factor in Figure 2.25. First, Open, Short, Load and Line 
structures were measured for SOLL calibration. Second, the capacitor was measured 
using the TDR, as shown in Figure 2.24. Then, the calibrated frequency-domain 
response was extracted based on the TDR calibration in Figure 2.12. Finally, the 
capacitance and quality factor were extracted using the rate of change of phase at 
resonance, after attaching a known inductance to the extracted capacitor impedance 
[B8]. 







dQ =                                       (2.15) 
where ω0 is the resonance frequency, φ is the phase and Q is the quality factor. The 
effective capacitance was extracted from the resonance frequency since ω0=1/ CL ⋅  
where L is the known inductance. While the random noise of the TDR equipment did not 
induce any variation in the extracted capacitance, it caused a variation in the quality 
factor, as shown in Figure 2.25.  
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Figure 2.26   Uncertainty of the extracted quality factor of the capacitor from TDR 
measurements. 
 
2.7.3. Microwave filters 
     A lowpass filter terminated with 50 ohm load, as shown in Figure 2.27, was measured 
using both TDR and a Network Analyzer (HP 8510C) up to 10GHz. The same calibration 
kit was used for both the measurements. Figure 2.28 shows the TDR measurements of 
the low pass filter. The sampling interval used was 0.4 ps with 5120 data points.  Figure 
2.29 compares the two results of NA and TDR for the lowpass filter showing good 
agreement. The random noise of the TDR equipment did not cause a significant 
variation on the Smith chart. 
 
Figure 2.27   Lowpass filter circuits. 
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Figure 2.28   TDR measurement of the lowpass filters. 
 
 




















     In this chapter, the calibration method and error analysis of Short-Open-Load (SOL) 
calibration for TDR measurements was discussed. It was shown that the error or 
uncertainty of SOL calibration for TDR with ±1.5ps drift was lower than Network Analyzer 
uncertainty below 2GHz, but higher for frequencies greater than 2GHz. The maximum 
absolute uncertainty of SOL calibration for TDR was 0.0026 at 50MHz, 0.02 at 2GHz 
and 0.075 at 8GHz for |S11M| = 1. Using a similar analysis, it was estimated that the 
Vector Network Analyzer has absolute uncertainty of 0.02 at 50MHz, 0.026 at 2GHz and 
0.043 at 20GHz for |S11M| = 1. To improve the accuracy, Short-Open-Load-Line (SOLL) 
calibration for TDR measurements was developed in this dissertation. The TDR 
calibration results were compared to Network Analyzer results for an inductor, capacitor 
and microwave filter. The results showed good agreement with network analyzer 
measurements. The TDR calibration method was applied for characterization of 
inductors and capacitors, yielding frequency-dependent capacitance, inductance and 





















     In this chapter, a newly developed TDR characterization method for lossy 
transmission lines is discussed. The frequency-dependent characteristic impedance and 
propagation constant of lossy transmission lines are extracted from TDR measurements 
using the TDR calibration technique discussed in Chapter 2. For simulating the extracted 
characteristic impedance and propagation constant from TDR measurements, non-
physical RLGC models for lossy transmission lines are derived from transient analysis. 
The results are evaluated through correlation with time-domain measurements. The 
effect of frequency-dependent characteristic impedance and propagation constant on 
digital signals is investigated. Based on the TDR characterization method and 
frequency-dependent effect, an in-situ characterization method for lossy transmission 
lines is proposed without requiring calibration, which is useful for practical applications. 
Package transmission lines fabricated on various dielectric materials at the Packaging 







3.1. Previous research on transmission line parameter extraction 
     Historically, William Thomson and Oliver Heaviside were the pioneers for 
transmission-line research in the 19th century. The first distributed analysis of 
transmission lines was performed by William Thomson in 1855 [C1]. Transatlantic cables 
from Ireland and Newfoundland were analyzed as distributed RC circuits. In the 1880s, 
Oliver Heaviside developed the transmission line theory using the distributed RLGC 
circuits [C2]. For extracting the RLGC parameters of transmission lines, William 
Thomson and Oliver Heaviside used the definition that ‘R’ is the per-unit-length loss due 
to conductor, ‘L’ is the per-unit-length inductance of transmission line, ‘G’ is the per-unit-
length loss due to dielectric, and ‘C’ is the per-unit-length capacitance of transmission 
line [C3]. The parameters,’ L’ and ‘C’ were calculated using Maxwell’s equations. In the 
early 1900s, considerable effort was expended in calculating ‘R’ [C4][C5], and the 
extraction of skin effect resistance was intensively studied.  
     From the 1950s, researchers have tried to solve Maxwell’s equations for transmission 
line structures. The mathematical method used has been based on the conformal 
mapping technique for two-dimensional geometries [C6]. The conformal mapping 
technique that yields the characteristic impedance of transmission lines has been 
applied to striplines, microstrip-lines and coplanar-lines. Since the methods developed 
are based on the physical structure of the transmission lines, the extracted RLGC 
models have been categorized as ‘physical RLGC models’ in this dissertation. 
     In 1993, Y. Eo and W. R. Eisenstadt published a method for obtaining the frequency-
dependent characteristic impedance and propagation constant from the S-parameters of 
transmission lines using a simple pad de-embedding technique [C7]. Advanced 
techniques taking the more complex pad transitions into account were thereafter 
published for extracting the frequency-dependent characteristic impedance from 
Network Analyzer measurements using accurate de-embedding techniques [C8] ~ [C13]. 
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However, these methods still have limitations. These methods are applicable to pad 
transitions with small parasitics such as on-wafer measurements. While the extraction of 
characteristic impedance is possible only for small pad parasitics, the extraction of the 
propagation constant is mathematically possible for any pad transition from two-line 
measurements [C14]. Using the measured characteristic impedance and propagation 
constant from Network Analyzer measurements, frequency-dependent RLGC 
parameters have been obtained [C7]. 
     Characterization of transmission lines using TDR/TDT measurements has been 
studied since the 1990s, using different calibration methods, the layer peeling algorithm 
and the macro-modeling technique explained in Chapter 1. Techniques using short 
pulses have been also studied since the 1990s for characterizing transmission lines 
[C15]. In this dissertation, a TDR characterization method for lossy transmission lines 
has been introduced, for extracting the frequency-dependent characteristic impedance 
and propagation constant.  
 
3.2. Transient behavior of transmission lines 
     The new characterization method has been developed based on the transient 
behavior of transmission lines. The transient behavior of transmission lines is shown 
through a reflection diagram in Figure 3.1. In the figure, the first reflection from the near 
end of the transmission line provides information on the characteristic impedance, while 
the first round-trip reflection from the far end provides information on the propagation 
constant. Through time-windowing, these waveforms can be used to extract the 
frequency-dependent characteristic impedance and propagation constant of lossy 
transmission lines. In Figure 3.1, the Time Domain Reflectometry (TDR) waveform 
includes all the reflections from the near and far end. The various parameters used in 























z z+∆z  
 
Figure 3.1   Reflection diagram of lossy transmission line. Rs is the source resistance, Z0 is the 
characteristic impedance, γ is the propagation constant, RL is the load resistance, l is the length, 
Γ is the near end reflection coefficient, and Γ’ is the far end reflection coefficient. 
 
     The measured TDR waveforms of lossy transmission lines with a short and open 
termination are shown in Figure 3.2. The measured transmission lines were coplanar 
lines with 5cm length, and the dimensions are as shown in Figure 3.3. As shown in the 
figure, the first reflection and round-trip reflection can be separated using time 
windowing if the length of the transmission line is long compared to the rise time and fall 
time of the signal. Through time windowing and signal processing methods, the 
characteristic impedance and propagation constant of the transmission lines are 
extracted in this chapter. The details are provided in the following sections. 
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First reflection Round-trip reflection (lossy)
 
Figure 3.2   TDR measurements of lossy transmission lines. 
 
3.3. Extraction of the frequency-dependent characteristic impedance and 
propagation constant using TDR measurements 
     In this section, using TDR measurements on a co-planar line, the frequency-
dependent characteristic impedance and propagation constant are extracted. Though 
the method has been applied to a co-planar line, the method is generic and can be 
applied to any transmission line structure. 
3.3.1. Test structure: Co-planar Lines 
     The dimensions of a co-planar line fabricated on an organic substrate at the PRC are 
shown in Figure 3.3.  The width and thickness of the center conductor are 5 mils and 1 
mil, respectively. The gaps between the center conductor and ground conductors are 3 
mils. The structure consists of a metal plane with 9 um thickness on the bottom layer 
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with a dielectric of εr = 3.8, loss tangent = 0.02, and thickness of 1 mil. The ground 









                               (a)                                                                        (b) 
Figure 3.3   Coplanar lines on organic Substrate. (a) top view and (b) cross-section. 
 
3.3.2. Extraction of frequency-dependent characteristic impedance 
     In TDR measurements, the first reflection in Figure 3.1 is caused by the characteristic 
impedance of the transmission line. Since the first reflection does not contain reflections 
from the far end, this measurement is equivalent to the response of a lossy transmission 
line of infinite length in the steady state. Hence, the input impedance calculated from the 
first reflection is the characteristic impedance of the transmission line. The characteristic 
impedance can therefore be calculated using the relation 
 
                                         (3.1) 
 
where Γ is the measured near-end reflection coefficient, Z0 is the characteristic 
impedance and RS is the source impedance of the TDR equipment.  From Figure 3.2, 
only the first reflection is captured by using time windowing on the TDR waveform. Then, 
















method described in Chapter 2. This is the frequency-domain reflection coefficient which 
includes the pad parasitics of the transmission line. Using the de-embedding procedure 
described in Section 3.3.2.1 for removing pad parasitics, the frequency-dependent 
characteristic impedance of the co-planar line has been extracted, as shown in Figure 
3.4.  
       


























Figure 3.4   Extracted frequency-dependent characteristic impedance of the coplanar line. 
 
3.3.2.1. Pad de-embedding for extracting the characteristic impedance 
     When SMA connectors or pads for probes are used to connect transmission lines to 
TDR equipment, parasitic inductances and capacitances in the transitions affect the 
extracted characteristic impedance in the RF frequency range. Hence, de-embedding of 
the pad transitions from the overall response is necessary. In this dissertation, a model 
based on the physical structure of the pads has been used. The advantage of this model 
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is that the de-embedding problem becomes a one-variable optimization problem on the 
Smith Chart, which makes the method reliable.  
     Figure 3.5 shows the physical modeling of the pads and vias for a microstrip line. A 
capacitor between the two pads, a capacitor between the center pad and the ground 
plane, and an inductor for vias are the parasitic components in the transition. Since all 
these parasitic components are lumped in the model, the valid frequency range for this 
model is ~ 15GHz for typical pad dimensions. Above this frequency, the model is invalid 
due to the distributed transmission line effects. Since large pads and vias add large 
discontinuities, smaller pads and vias are preferred for obtaining a larger bandwidth in 
the frequency response. It is important to note that the extracted pad parasitics L, C1, 
and C2 in Figure 3.5(b) are frequency dependent parameters. 
 






                                (a)                                                                         (b)  
Figure 3.5   Pad modeling. (a) physical structure  (b) physical pad model. 
 
     To extract the frequency dependent values for the pad parasitics, the behavior of the 
pad transition model on the Smith Chart was first investigated at a given frequency. The 
characteristic impedance of the transmission line is plotted as (P1) on the Smith Chart in 
Figure 3.6. The capacitance, C2 rotates the point (P1) downward to (P2) along the circle 




along the circle shown in Figure 3.6. If the point (P4) is on the left side of the point (P3), 
point (P3) is chosen as the lower point of the two points where the two circles, the L 
circle and C1 circle, meet. Finally, capacitance C1 rotates the point (P3) to the 
measurement point (P4) along the circle determined by the measurement impedance at 
the given frequency. On the Smith chart, the only unknown variable is the circle related 
to the inductance L that needs to be determined. Since this is a one-variable 
minimization problem, the results are repeatable. 
 























Figure 3.6   Pad transition on Smith Chart. 
 
     Since the characteristic impedance varies with frequency, the characteristic 
impedance at a frequency, for example 10MHz, can be assumed to be the same as the 
characteristic impedance at DC, which is displayed on the TDR instrument in the steady 
state. In addition, the parasitics, C1, L and C2 at low frequency also do not vary rapidly 
since the values are based on physical dimensions. From the characteristic impedance 
at 10MHz (P1) and the measurement at 10MHz (P4), the parasitics, C1, L, and C2 can 
be determined by minimizing the norm of the error between the measured and simulated 
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values at the next frequency. The simulated values are based on the C1, L, C2, and 
characteristic impedance values calculated at the previous frequency. The algorithm is 
based on a leap-frog scheme which leads to good results. To ensure that the extracted 
characteristic impedance and parasitics, C1, L, and C2 are repeatable, the same 
procedure was repeated with the simulated data generated from the extracted values. 
This produced the same values as the original results. For the co-planar line in Figure 
3.3, the extracted values were L=0.1nH, C1 = 0.2pF and C2=0.2pF. The maximum 
frequency at which this physical de-embedding technique is valid depends on the 
physical dimensions of the pad transitions. As a rule of thumb, the maximum frequency 
for 5 mm length pad transitions is ~3GHz. For 1 mm length pad transitions the maximum 
frequency is ~7 GHz and is >10GHz for 300 um length pad transitions [C16]. The pad 
transition in the transmission lines without pads makes the lumped pad model valid at 
frequencies greater than 20GHz. 
 
3.3.2.2. Real characteristic impedance 
     In [C17], the complex characteristic impedance of microstrip lines on silicon substrate 
has been extracted using VNA measurements. Unlike the results in [C17], the extracted 
characteristic impedance in Figure 3.4 is real. This difference has been explained 
through an example in Section 3.5 by comparing the results obtained from VNA 
measurements and TDR measurements. It is important to note that the primary goal of 
this dissertation is the simulation of digital signals propagating on lossy transmission 
lines using the extracted models.  
     The real characteristic impedance for package transmission lines can be explained 
through a physics based interpretation as well. Consider Figure 3.7 where the source 
impedance Rs in Figure 3.1 has been replaced by a lossless transmission line with 
characteristic impedance Rs and metal cross-section similar to the transmission line 
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being measured. Figure 3.7 represents the near end of the transmission line in Figure 
3.1. In Figure 3.7, Z0 is the characteristic impedance of the transmission line to be 
measured which has a dielectric with permittivity ε1, permeability µ1 and conductivity σ1. 
The current and voltage just inside the transmission line at the interface are I1 and V1, 



















Figure 3.7   Structure at the near end of Figure 3.1. 
 
     If the length of the transmission line is infinite and attenuation constant is finite, the 
characteristic impedance of the DUT transmission line can be calculated as: 
                                                 
     (3.2) 
 
From Equation (3.2), if the phase of Z0 is zero, the transmission line has real 
characteristic impedance. In transmission lines, the current density 
→
J  and electric field 
→
E  
are orthogonal to each other for Transverse Electromagnetic (TEM) waves. Since 
0=•
→→
JE , there is no energy dissipation by the electric field in the conductors. However, 
the currents induced by the coupled magnetic field dissipate energy due to the finite 






interface between the source and DUT transmission line, this signal is affected only by 
the dielectric loss because the conductor loss due to currents induced by the coupled 
magnetic field is zero. This can be attributed to the zero distance that the current travels 
along the vertical plane at the interface between the two transmission lines. Hence, the 
phase of the characteristic impedance can be related to the dielectric properties at the 
interface as:  
                                                                                                          
                                                                                             (3.3) 
 
 
where η1 is the intrinsic impedance of the dielectric, µ1 is the permeability, ε1 is the 
permittivity, σ1 is the conductivity, and tanδ is the loss tangent of the dielectric. When the 
frequency variation of the real part of Z0 increases with frequency, the phase of Z0 has a 
positive sign. If the real part of Z0 decreases with frequency, the phase of Z0 has a 
negative sign.  
Assuming a TEM mode for FR-4 with ε1 = 4.0 and tanδ = 0.02, the characteristic 
impedance has a phase angle of -0.572 degree. This is very small and hence for most 
package materials with tanδ ≤ 0.05, the phase of the characteristic impedance can be 
assumed zero without any loss in accuracy, especially for transmission lines supporting 
digital signals. Thus the characteristic impedance extracted in Figure 3.4 can be 
approximated as a real quantity.  
 
3.2.2.3. Error/Uncertainty bound for the extracted characteristic impedance 
    The frequency-dependent characteristic impedance in Figure 3.4 extracted from TDR 
























error bound for the extracted characteristic impedance is shown in Figure 3.8 due to 
random noise. The uncertainty boundaries in the figure were extracted using the error 
analysis in Section 2.4 with a drift of ± 1.5ps for TDR equipment. 
 



























Upper limit of uncertainty
Lower limit of uncertainty
 
Figure 3.8   Error/Uncertainty bound of the extracted characteristic impedance. 
 
     As shown in Figure 3.8, at low frequencies below ~2GHz, the extracted characteristic 
impedance has a small uncertainty, while it has a large variation at frequencies above 
~2GHz. From Figure 3.8, at 5Ghz, the measured characteristic impedance is 24.5 Ω with 
± 0.5 Ω of uncertainty. 
 
3.3.3. Extraction of frequency-dependent propagation constant 
     For measuring the propagation constant of the co-planar line, two co-planar lines with 
different lengths and the same cross-section were measured, as shown in Figure 3.9. 
The ends of the two lines were terminated to ground. The lengths of transmission lines 
were 1938 mils and 2242 mils. For extracting the propagation constant, the total 
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reflection coefficient of the two lines seen from the near end needs to be determined 
using the TDR calibration procedure discussed in Chapter 2.  The total input reflection 
coefficient can be computed using the frequency-dependent characteristic impedance in 
Figure 3.4 after de-embedding the pad parasitics for the two lines in Figure 3.9.  

















Figure 3.9   Two line TDR measurements for extracting propagation constant. 
 
     The total input reflection coefficient can be expressed as: 
 
                                         (3.4) 
 
where Γ1and Γ2 are the steady-state input reflection coefficients of the short and long 
lines, respectively. In the above equation, ΓL is the reflection coefficient of the 
transmission line with the load, γ is the propagation constant and l1, l2 are the lengths of 





















                                                        (3.5) 
 
    Using Equation (3.5), the propagation constant of the transmission line can be 
extracted as shown in Figure 3.10 without de-embedding the termination at the far end 
of the transmission line. Although Equation (3.5) is not related to the termination, a short 
termination is preferable to an open termination. Since the Smith Chart is more sensitive 
around the short than the open, small differences in impedance around the short can be 
captured effectively using the TDR measurements.  
 
 
































Figure 3.10   Extracted propagation constant of the coplanar line. 
















3.3.3.1. Importance of the static resistance of transmission lines 
     When using the extracted data for simulating digital signals, the DC attenuation 
constant should be carefully handled. The steady-state input impedance seen from the 
near end of the DUT transmission line in Figure 3.1 can be expressed as: 
                                                                       (3.6) 
 
where Z0 is the characteristic impedance, γ is the propagation constant, RL is the load, 
and l is the length of the transmission line. Since the input impedance at DC should 
equal the static input resistance, Equation (3.6) becomes: 
              
                   (3.7) 
 
where Zin(DC) is the input impedance at DC, Z0(f → 0) is the low frequency characteristic 
impedance, DCα  is the attenuation constant at DC, and RDC is the DC resistance of the 
transmission line. If RDC =0 in Equation (3.7), then DCα  = 0 independently of RL. 
However, if RDC ≠ 0, then DCα needs to be approximated in Equation (3.6). To satisfy 
Equation (3.7) for any RL and RDC, a series resistance RDC has been added at the far end 
of the transmission line after setting DCα  = 0 in this dissertation. Since the added 
resistance RDC has a small value compared to the load resistance RL in most of the 
applications, error induced by RDC can be considered to be negligible. 
 
3.3.3.2. Error/uncertainty bound of extracted propagation constant 
      The frequency-dependent propagation constant in Figure 3.10 extracted from TDR 
measurements also has an uncertainty due to random noise, as explained in Chapter 2. 































random noise. At frequencies below ~2GHz, the extracted attenuation constant in Figure 
3.11(a) has a small uncertainty, while it has a large variation at frequencies above 
~2GHz. However, the uncertainty bound for the imaginary propagation constant in 
Figure 3.11(b) is small. Hence, the imaginary propagation constant is not prone to 
variations due to random noise. From Figure 3.11, the extracted attenuation constant at 
5Ghz is 5.5 Np/m with an uncertainty of ± 0.5 Np/m. The uncertainty bounds were 
estimated using the error analysis for TDR in Section 2.4.  
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(a)
(b)  
Figure 3.11   Error/uncertainty bound of extracted propagation constant. (a) attenuation 




3.4. Non-physical transmission line models-Theory and extraction 
      Non-physical RLGC models for transmission lines were developed to simulate the 
extracted characteristic impedance and propagation constant in the following sections.  
For the development of transmission line models from the extracted characteristic 
impedance and propagation constant, non-physical RLGC models for lossy transmission 
lines have been derived in this section. Non-physical RLGC models have been 
developed from the transient analysis of transmission lines, as shown in Figure 3.1.  
     Consider the reflection diagram in Figure 3.1. Summing all the signals propagating in 
the +z and –z direction at a point z along the transmission line yields the steady-state 
voltage V+(z) and V-(z), respectively,  which can be expressed as : 
 
                                  (3.8) 
 
where  +0V  is the amplitude of V
+(z), 'Γ  is the far-end reflection coefficient, γ is the 
propagation constant and l is the length of the transmission line. From Equation (3.8), 
the voltage and current at ‘z’ in the steady state are: 
 
                         (3.9) 
                                  
 
For a small length ∆z of the transmission line, let the voltage and current at ‘z’ be V1 and 























































                                                     (3.10) 
 
                                                           
 
Based on Equation (3.10), the equivalent circuit for a length ∆z can be constructed, as 
shown in Figure 3.12.  
     Using circuit theory, the voltages and currents in Figure 3.12(a) can be expressed as: 
  
                                               (3.11)         
 
 













(a)                                                                       (b) 
 
Figure 3.12   RLGC models for transmission lines. 
 
Combining Equation (3.11) and (3.12) results in, 
                
























































































































Since Equation (3.12) and (3.10) should be identical, the conditions to be satisfied are: 
 
         (3.13) 
 
 
Since there exists no unique solution for X and Y in Equation (3.13), an approximate 
solution can be obtained using the following approximation.  
                     (3.14) 
Then, the per-unit-length parameters X and Y can be derived as: 
                          (3.15) 
 
From Equation (3.15), the non-physical RLGC parameters can now be derived as: 
                                                                                                 
          (3.16) 
 
 
     Since non-physical RLGC models represent the transient behavior of TEM waves on 
transmission lines, the inductance and capacitance of Equation (3.16) must be the same 
as the physical RLGC models, based on Maxwell’s equations. Using the definition of 
phase velocity of transmission lines, the characteristic impedance can be derived as: 
                       
         (3.17) 
 
where Vp is the phase velocity, and Lphysical and Cphysical are the physical inductance and 




































































From Equation (3.18), it is important to note that Req and Geq are dependent parameters, 
unlike the physical RLGC models. This is the primary difference between the models 
derived in this dissertation compared to the RLGC models used extensively in the 
literature. Hence, the RLGC models in Equation (3.18) are called ‘non-physical RLGC 
models.’ This difference can have a substantial effect for long lossy transmission lines 
used for digital applications. 
 
3.5. Time-domain model-to-hardware correlation 
     To verify the accuracy of the non-physical RLGC models and extracted data from 
TDR measurements, a comparison between simulation and measurement was 
conducted.    Three kinds of transmission-line models were simulated for correlation with 
TDR measurements namely, 1) non-physical RLGC models extracted from TDR 
measure-ments,  2) RLGC models extracted from NA measurements, and 3) physical 
RLGC models extracted from a 2D parameter extractor.  
3.5.1. Non-physical RLGC models 
     Using the extracted data for Z0 and γ in Figure 3.4 and 3.10, the coplanar line in 
Section 3.3 was simulated using the non-physical RLGC parameters in Equation (3.18). 
To minimize error due to noise, the characteristic impedance extracted in Figure 3.4 was 
approximated using an exponential function. Similarly, the real and imaginary values of 

















and f . The approximated characteristic impedance and propagation constant are as 
shown below: 
Z0 = 1*exp(-f/0.8e9)+24.7 ohms  
α = 8/10e9*f + 4/sqrt(10e9)*sqrt(f)       Np/m                                        (3.19) 
β = 2π f/3e8*sqrt(3.1611)  /m 
     Since the step pulse response is dominated by the low frequency response after the 
rising part of the step pulse, the step pulse response should approach the DC resistance 
of the transmission line in the steady state. However, since f  behavior of the 
attenuation constant has a time-domain response with a long settling time, the step 
pulse response does not approach the DC resistance in the steady state with f  
behavior. Hence, for improving the low-frequency behavior, the attenuation constant has 
been approximated using the following function: 
 
                                         (3.20) 
 
where erf is the error function. These functions were then used to extract the non-
physical RLGC parameters as shown below: 
R =  25.7 ⋅[ fefe ⋅+⋅ 910/4910/8 ]     ohm/m 
L = 152.3  nH /m                                                                               (3.21) 
G = [ fefe ⋅+⋅ 910/4910/8 ]/25.7   S/m 
C = 230.6 pF/m 
The non-physical RLGC parameters were simulated in Hspice using the W-element 





















was 0.1Ω, the length of the transmission line was 5cm and the far end of the 
transmission line was connected to ground.  
3.5.2. Physical RLGC models  
     For comparison, RLGC parameters were also extracted from the physical cross-
section of the line using a 2-D parameter extractor available in Hspice [C18]. The 
extracted RLGC parameters are as shown below: 
               R =  5.468 + 2.11263e-3 * f  ohm /m 
               L =  149.782 nH /m                                                                   (3.22) 
               G =  1.39453e-11 * f  S/m 
               C =  221.947 pF/m 
As can be seen from the extracted parameters, this simulation assumes ‘ f ’ 
dependence for R and ‘f’ dependence for G, which are well known approximations for 
frequency-dependent conductor and dielectric loss, respectively. In addition, the 
conductance ‘G’ at DC approaches zero in Equation (3.22). Since non-physical RLGC 
models represent the transient behavior of TEM waves in transmission lines, the 
inductance and capacitance of Equation (3.21) are close to those of physical RLGC 
models in Equation (3.22). 
3.5.3. RLGC models extracted from NA measurements 
     Finally, the complex characteristic impedance and propagation constant in Figure 
3.13 and 3.14 were extracted from Network Analyzer measurements using the two-line 
measurement  method [C14][C17]. These were also simulated using the W-element 
Tabular model in Hspice [C18] after extracting the RLGC parameters. The RLGC 
parameter extraction was based on the method used in [C7] where the RLGC 
parameters were extracted using equations similar to Equation (3.15) and (3.16). The 
Network Analyzer measurements were done in the frequency range from 50MHz to 
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10GHz. As explained in Chapter 1, the low frequency behavior from DC to 50MHz is 
very important in digital simulations. In this example, the frequency range from DC to 
50MHz was extrapolated using the slope at 50MHz for both the characteristic impedance 
and propagation constant. For the frequency range from 10GHz to ∞, the slope at 







































































Figure 3.14   Propagation constant of the coplanar line extracted from VNA measurements. 
 
3.5.4. Comparison between simulation and measurement 
     The time domain simulations using the three models have been compared with TDR 
measurements for the coplanar line discussed earlier. As can be seen in Figure 3.15, the 
non-physical RLGC model provides the best correlation with measurements. The 
physical RLGC model has some error, while the model extracted from VNA 
measurements shows the largest discrepancy. Since the propagation constant results 
are similar for TDR and VNA measurements, the primary reason for the discrepancy can 
be attributed to the difference in characteristic impedance at low frequencies.  
Based on the results in Figure 3.15, the large variation in impedance at low frequency 
from VNA measurements results in an incorrect settling value for the voltage waveform. 
However, in the extraction of the characteristic impedance from TDR measurements, the 
impedance at low frequency is fixed by the value corresponding to the settled voltage 
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level. Hence, for simulating digital signals, the finite value of impedance at low frequency 
is more critical than its complex representation. 
 
























Figure 3.15   Measurements and simulations for the coplanar line. 
 
3.6. Eye-diagram simulation 
     Eye diagrams are useful in characterizing high-speed digital circuits. The circuit used 
for the eye-diagram simulation of transmission lines was a simple long transmission line 
with a pulse source and a 50 ohm source resistance at the near end and a 50 ohm load 
resistance at the far end, as shown in Figure 3.16. Two kinds of voltage sources were 
used: 1) A periodic square wave similar to a clock signal and 2) a random binary signal. 
Eye diagrams were simulated at the far end of the transmission line. The non-physical 
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RLGC model in Equation (3.21) and physical RLGC model in Equation (3.22) have been 






Td=1n DUT transmission line
Eye diagram
T = 1ns
tr = tf = 100ps
Vlow = 0v
Vhigh =2v  
                        
Figure 3.16   Circuit for eye-diagram simulation. 
 
3.6.1. Periodic square waves 
    A pulse source with a period of 1 ns and risetime/falltime of 100ps was used. The 
length of the lossy transmission line was 1m. The high and low voltage level of the pulse 
were 2V and 0V, respectively. The transient signal was measured at the 50 Ω load from 
50ns to 200ns, as shown in Figure 3.17. Figure 3.17 shows the simulated eye-diagram 
of the long lossy transmission line using both the non-physical RLGC and physical 
RLGC models.   
     Since the non-physical RLGC model shows better agreement with TDR 
measurement in Figure 3.15, the eye diagram of the non-physical RLGC model is closer 
to the actual waveforms on the transmission line. The physical RLGC model shows 
unstable behavior causing fluctuations along the time axis, which is the reason for the 
substantial jitter in Figure 3.17. On the other hand, the non-physical RLGC model is 
stable and shows no voltage and time variation, which is expected of a periodic source. 
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The instability of the physical RLGC model depends on the length of transmission lines 
in the simulation. For example, a 6-inch long transmission line with the same physical 
RLGC parameters shows a clearer eye-diagram similar to that of the non-physical RLGC 
model. However, as the length of lossy transmission line increases, the unstable 

















Figure 3.17   Eye-diagram simulations with a periodic square wave. 
 
3.6.2. Random binary signals 
     Since signals are usually random rather than periodic, a random NRZ (Non-Return-
to-Zero) signal of 2 Gbps was used to stimulate the long transmission line, with risetime 
and falltime of 100ps. The length of the transmission line was 0.5m. The high and low 
level voltage of the pulse were 2V and 0V, respectively. The eye-diagram was measured 
at the 50 ohm load from 50ns to 200ns. Figure 3.18 shows the simulated eye-diagrams 
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Figure 3.18   Eye-diagram simulation with a random binary source. (a) physical RLGC model 









3.7. Effect of frequency-dependent parameters on digital signals  
     The effect of frequency-dependent characteristic impedance and propagation 
constant on digital signal are discussed in this section. 
3.7.1. Effect of frequency-dependent characteristic impedance 
     To investigate the effect of the frequency-dependent characteristic impedance on 
TDR waveforms using non-physical RLGC models, TDR simulations were performed 
using the parameters in Equation (3.23) with a short termination, where 
      Z01 = 25.7 ohms 
      Z02 = 1*exp(-f/0.8e9)+24.7 ohms                                                  (3.23) 
      Z03 = 5*exp(-f/0.8e9)+20.7 ohms 
      with  α = 8/10e9*f + 4/sqrt(10e9)*sqrt(f)  Np/m   and  β = 2π f/3e8*sqrt(3.1611)  /m 
    In Equation (3.23), the characteristic impedance is the same for all the examples at 
zero frequency. Figure 3.19 shows the TDR simulations for the three examples. The 
main difference occurs in the transition of the first reflection where high frequency 
components are dominant. With Z01, since it is constant with frequency, the high-
frequency characteristic impedance is the same as the low-frequency characteristic 
impedance, resulting in the same shape as the input pulse. With Z02, the high-frequency 
characteristic impedance is ~24.7 ohms and the low-frequency characteristic impedance 
is 25.7 ohms, generating a dip in the falling transition. The dip for Z02 has the lower 
bound of 24.7 ohms. Finally, for Z03, the dip becomes deeper because the lower bound 
is 20.7 ohms. From this simulation, it can be seen that the effect of the frequency-
dependent characteristic impedance on TDR waveforms is to create a null in the 
transition of the first reflection. The lower bound of the first reflection is the high-
frequency characteristic impedance, which is the characteristic impedance around the 
3dB bandwidth of the input pulse.  
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Figure 3.19   TDR response for various frequency-dependent Z0. 
 
3.7.2. Effect of frequency-dependent propagation constant  
     The attenuation constant of transmission lines is frequency-dependent due to skin-
effect and dielectric loss. In general, the attenuation constant increases monotonically 
with frequency. In this section, to investigate the effect of the frequency-dependent 
attenuation constant on TDR using non-physical RLGC models, the frequency-
dependent attenuation constant was modeled as a linear function as shown below: 
α1 = 0 Np/m 
α2 = 1.2e-9 * f   Np/m                                                            (3.24) 
α3 = 2.4e-9 * f   Np/m 
with β = 2*π * f/3e8 * 1611.3   /m  and  Z0 = 25.7 ohms. 
     The DC attenuation constant for the examples considered were assumed to be zero 
with RDC = 0.  As shown in Figure 3.20, there is no difference in the first reflection of the 
TDR waveform due to the constant characteristic impedance. However, the round-trip 
reflection suffers from the varying losses of the transmission line. As the high-frequency 
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loss increases, the fall time of the round-trip reflection increases. However, in all these 
cases, the steady-state level of the round-trip reflection remains constant, which is 
determined by the attenuation constant at DC.   
 




















Figure 3.20   TDR response with various frequency-dependent propagation constant. 
 
3.8. In-situ characterization of transmission lines 
     The TDR techniques proposed for characterizing transmission lines in this chapter 
require the measurement of Short, Open, Load and Line calibration structures. Although 
the calibration techniques are accurate, they are complex and require a priori knowledge 
for calibration. For practical applications, TDR techniques which are simple and easy to 
use are necessary in a manufacturing environment. Therefore, an in-situ 
characterization method without the need for calibration for characterizing transmission 
lines has been proposed in this section, based on the non-physical RLGC models and 
transient behavior of transmission lines. 
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3.8.1. Transient behavior of f and sqrt(f) in the attenuation constant 
    Consider the time domain response of exp(-a⋅f) and exp(-b⋅√f) to a step pulse. These 
functions have been chosen here since the loss of transmission lines can be modeled 
using f and √f behavior that captures the dielectric loss and conductor loss, respectively. 
In the exponential functions, a and b are constants and f is the frequency. As an 
example, consider the following functions. 
                              F1(f) = exp{-5/10e9 ⋅ f ⋅ 0.1}   
                              F2(f) = exp{-10/10e9 ⋅ f ⋅ 0.1}                                            (3.25) 
                              F3(f) = exp{-5/sqrt(10e9) ⋅ sqrt(f) ⋅ 0.1} 
                              F4(f) = exp{-10/sqrt(10e9) ⋅ sqrt(f) ⋅ 0.1} 
The functions in Equation (3.25) can be used to represent the loss of materials such as 
FR4 and APPE. Assuming that the length of the transmission line l = 0.1m, the above 
functions are the transfer function of the attenuation constant α, which is given by exp(-
α⋅l), where l is the length of the transmission line. The time domain response of Equation 
(3.25) to a step pulse can be obtained through Hspice W-element tabular models [C18]. 
Using the circuit shown in Figure 3.1, let RS = 50, Z0 = 50, RL = 50, l = 0.1m and  
                              α1 = 5/10e9 ⋅ f   
                              α2 = 10/10e9 ⋅ f                                                               (3.26) 
                              α3 = 5/sqrt(10e9) ⋅ sqrt(f)  
                              α4 = 10/sqrt(10e9) ⋅ sqrt(f)  
The time-domain waveform at the load RL for a step pulse is shown in Figure 3.24 after 
removing delay, which is the step pulse response of the functions in Equation (3.25). 
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Figure 3.21   Step pulse response to exp(-a⋅f) and exp(-b⋅√f). 
 
     Since the response in Figure 3.21 is dominated by the low frequency behavior after 
the rising part of the step pulse, the response should approach the DC resistance of the 
transmission line in the steady state. As shown in Figure 3.21, functions F1 and F2 in 
Equation (3.25) approach the steady-state quickly, while functions F3 and F4 take a long 
time. To ensure that functions F3 and F4 reach the steady state faster, the following 
approximation has been used for representing √f in the attenuation constant. 
                                                 (3.27) 
 
where erf is the error function. Since erf(f/0.6e9) ≈ 2/sqrt(π)⋅f/0.6e9 when f≈0, the 
approximation in Equation (3.27) approaches the steady state faster. Then, the 
associated attenuation constant α3 and α4 in Equation (3.26) can be approximated as: 
 







































The step response using the attenuation constant α3 and α4 in Equation (3.28) are 
shown in Figure 3.22. The approximation in Equation (3.28) improves the low frequency 
behavior of √f while maintaining the high frequency response.  
 
 













































Figure 3.22   Step pulse response to exp(-b⋅√f) and its approximation. 
 
3.8.2. Procedure for in-situ characterization 
3.8.2.1. Assumptions 
     The in-situ characterization method for lossy transmission line using TDR 
measurements has been developed under the following assumptions:     
       1) The transmission line length is long compared to the rise and fall time of the input 
pulse, such that the steady-state level of the round-trip reflection can be 
measured, as shown in Figure 3.2.  
       2) The transmission lines are terminated with a short circuit. 
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       3) Based on the extracted characteristic impedance in Figure 3.4, the frequency-
dependent characteristic impedance of the transmission line can be modeled 
using an exponential function given by: 
                      Z0(f) = (Z0DC - Z0high) * exp(-f / f1) + Z0high    Ω                        (3.29) 
           where Z0DC and Z0high are the DC characteristic impedance and high frequency 
characteristic impedance, respectively, f is the frequency in Hz, and f1 is a 
constant. Since Z0 is proportional to the inductance of the transmission line if the 
phase velocity is constant, f1 is mainly determined by the frequency behavior of 
the inductance of transmission lines, which does not change with the dielectric 
material. The behavior in Figure 3.4 has been validated using measurements of 
transmission lines on various dielectric materials. 
       4) The attenuation constant can be modeled as: 
                                   Np/m                                     (3.30) 
           where a and b are constants. a⋅f represents the dielectric loss and b⋅√f represents 
the conductor loss. 
       5) The propagation constant can be modeled as a linear function for representing  
           the group delay of the step pulse, given by:. 
              β = 2 * pi * f /C0*sqrt(εeff)         rad/m                                        (3.31) 
           where Co is the speed of light in free space and εeff is the effective dielectric 
           constant.          
    Under the above assumptions, the unknowns in Equation (3.29), (3.30) and (3.31) are 
Z0DC, Z0high, f1, a, b, εr and the static resistance of the transmission line, which can be 
obtained directly from TDR measurements without knowing the physical dimension and 
material properties of the transmission line. All the simulations in this section were done 
using Hspcie W-element Tabular models [C18]. 
fbfa ⋅+⋅=α
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3.8.2.2. Step 1: TDR measurement of a transmission line 
    The first step is the measurement of a transmission line using the TDR, as shown in 
Figure 3.23. The transmission line measured was a coplanar line fabricated on Ciba thin 
film dielectric material. The Ciba thin film substrate had a thickness of 1 mil and metal 
layers on both sides. Coplanar lines were fabricated on the metal layer with a thickness 
of 1mil. The center conductor had a width of 5 mils and the gap between metal lines was 
3 mils. The ground conductor had a width of 10 mils.  
 















] Input pulse amplitude = 0.246V
Length = 0.05m
 
Figure 3.23   TDR measurement of a lossy transmission line. 
 
3.8.2.3. Step 2: extraction of the characteristic impedance 
     The second step is the extraction of the characteristic impedance. Since the first 
reflection in Figure 3.24 is only determined by the characteristic impedance, the 
simulation using the extracted characteristic impedance must match the waveform from 
the first reflection. Based on the effect of the frequency-dependent characteristic 
impedance on the step pulse response explained in Section 3.7.1, the characteristic 
impedance parameters Z0DC, Z0high, and f1 can be determined from the TDR 
measurement. For example, the characteristic impedance in Figure 3.4 had Z0DC= 25.7 
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Ω, Z0high=24.7 Ω and f1 = 0.8GHz. In many package transmission lines, constant 
characteristic impedance can be assumed, as shown in Figure 3.24. 
 
 
















Input pulse amplitude = 0.246V
Length = 0.05m
First reflection
-0.08V Z0 = 25.46 ohm
 
Figure 3.24   Extraction of the frequency-dependent characteristic impedance  
from the first reflection in Figure 3.1. 
 
Assuming constant characteristic impedance, the characteristic impedance can be 
extracted from the first reflection in Figure 3.24, as shown below: 
                                               
          (3.32) 
 
3.8.2.4. Step 3: Extraction of the effective dielectric constant 
    The third step is the extraction of the effective dielectric constant from the round-trip 
delay of the pulse. From the round-trip delay in Figure 3.25, the effective dielectric 














                                             (3.33)      
However, the effective dielectric constant in Equation (3.33) is not accurate due to the 
finite risetime of the input and reflected pulses, which needs optimization using H-spice 
simulation.  
                   















Input pulse amplitude = 0.246V
Length = 0.05m
Round-trip time (2*length) = 0.63ns
εr = 3.5721
 
Figure 3.25   Finding the effective dielectric constant. 
 
3.8.2.5. Step 4: Extraction of the DC resistance 
     The fourth step is the extraction of the DC resistance of the transmission line. From 
the measurement in Figure 3.25, the steady-state voltage at ~ 3ns approaches a DC 
resistance of 1.23 Ω. The steady-state voltage measured was -0.2342V, which 
corresponds to 1.23 Ω of resistance using the voltage divider. The calculated DC 
resistance from the physical dimensions of the transmission line is 1.2 Ω for a conductor 
conductivity of 2 x 107 S/m which correlates well with the measurement. For open 
termination, it is difficult to extract the static resistance of transmission lines from TDR 
measurements. Hence, a short termination is preferred during in-situ characterization. 
5721.3)}63.0/2/(83{ 2 =⋅= nsleeffε
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3.8.2.6. Step 5: Adjustment of the effective dielectric constant 
    The fifth step is the adjustment of the extracted effective dielectric constant. Assuming 
that the line is lossless (α = 0), the extracted effective dielectric constant can be 
simulated using W-element Models in Hspice, as shown in Figure 3.26. 
 
 

















α = 0 





Figure 3.26   Optimized waveform using simulation for lossless transmission line. 
 
     In Figure 3.26, three points in the simulation must match the measurement. The first 
one is the first reflection determined only by the characteristic impedance. The second is 
the round-trip delay determined only by the effective dielectric constant. The final one is 
the steady-state voltage determined only by the load and DC resistance of the 
transmission line. Based on the comparison in Figure 3.26, the characteristic impedance, 
effective dielectric constant and DC resistance of the transmission line can be suitably 
adjusted and optimized. 
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3.8.2.7. Step 6: Extraction of b⋅√f  in the attenuation constant  
    The sixth step is the extraction of b⋅√f in Equation (3.30) for representing the 
attenuation constant of transmission lines. According to Figure 3.21, b⋅√f in Equation 
(3.30) shows different behavior as compared to a⋅f, leading to a difference between 
simulation and measurement, as shown in Figure 3.26. If the difference between the 
lossless simulation and measurement is negligible in Figure 3.26, the effect of b⋅√f is 
negligible. However, as shown in Figure 3.26, if there is a difference, the difference is 
mainly due to the b⋅√f behavior. Therefore, through Hspice simulation, b can be 
determined through optimization, as shown in Figure 3.27.  
 
 


















α =  6/sqrt(10e9)*√f   Np/m
RL = 1.23 Ω
simulation
 
Figure 3.27   Finding b⋅√f in the attenuation constant. 
 
3.8.2.8. Step 7: extraction of a⋅f in the attenuation constant  
    The final step is the extraction of a⋅f in the attenuation constant, as shown in Equation 
(3.30). From Figure 3.21, the effect of a⋅f on the waveform leads to smooth curvature in 
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the round-trip reflection, for the same steady-state level. Hence, a⋅f can be determined 
by matching the round trip reflections, as shown in Figure 3.28. 
 
 















] Z0= 25.46 ohm
Ereff = 3.0521
α =  6/sqrt(10e9)*√f   + 3/10e9*f    Np/m
RL = 1.23 Ω
simulation
 
Figure 3.28   Finding a⋅f in the attenuation constant. 
 
Finally, the extracted parameters from the in-situ characterization method can be 
determined as: 
                 Z0= 25.46 ohm 
                 εr = 3.0521                                                                (3.34) 
                 α =  6/sqrt(10e9)*√f   + 3/10e9*f    Np/m 
                 RL = 1.23 Ω  




3.8.2.9. Step 8: Verification of the extracted data  
     The extracted parameters can be used for simulating the transmission line with 
different terminations. For example, a transmission line with the same cross-section and 
same length was simulated with open termination, as shown in Figure 3.29, and 
compared with the time-domain measurement for verification. In Figure 3.29, the 
simulation and measurement shows good correlation, showing the accuracy of the 
extracted data. The small error in the first round-trip reflection of Figure 3.29 is probably 




                   




























3.9. Characterization of Striplines  
     The extraction method using TDR measurements discussed earlier can also be 
applied to striplines. As an example, consider the structure shown in Figure 3.30. In 
Figure 3.30, the copper center conductor of the stripline has a width of 5 mils and 
thickness of 23.4um. The dielectric material surrounding the conductor is an organic 
material similar to FR4 with εr = 3.9 and tanδ = 0.02. The dielectric thickness from the 
conductor to both grounds is 6 mils. Both grounds were fabricated with copper and had 
thickness of 1 mil. The length of the stripline was 5 inches, and the pads for probing 
were located on the top surface and connected to the signal line and ground through 
vias. Ground-Signal probes from Cascade Microtech with 450um pitch were used to 




















Figure 3.30   (a) Side view and (b) top view of the fabricated stripline. 
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    Based on the cross-section of the stripline, physical RLGC models for the stripline 
were computed using Hspice 2D Parameter Extractor as: 
               R =  5.842 + 1.1413e-3 * f   ohm /m 
               L =  329.36  nH /m                                                                   (3.35) 
               G =  1.6534e-11 * f  S/m 
               C =  131.57 pF/m 
For non-physical RLGC models, the characteristic impedance and propagation constant 
of the stripline were measured using TDR. This resulted in the following parameters: 
   Z0 = 50.1 ohms  
                                                        Np/m                                (3.36) 
 
For improving the low-frequency behavior, the attenuation constant was approximated 
using the following function: 
 
     (3.37) 
 
where erf is the error function. The non-physical RLGC model for the stripline was 
computed as:  
R =  50.1(1/10e9 * f + 3/ 910e * f
L =  329.8 nH /m                                                             (3.38)
910e * f )/50.1   S/m
) ohm /m
G =  (1/10e9 * f + 3/
C =  131.39 pF/m  
The two RLGC models were simulated using W-element models in Hspice and 
compared with the TDR measurement in Figure 3.31. The pad parasitics for the stripline 
was modeled as a capacitor with a capacitance of 0.35pF. As can be seen in Figure 3.31, 
α = 1/10e9 * f + 3/ 910e * f





















the non-physical RLGC models show good correlation with TDR measurements as 
compared to physical RLGC models. 
 
 























Figure 3.31   TDR measurement and simulation for the stripline. 
 
3.10. Characterization of package transmission lines 
    Using the TDR based characterization methods described in this chapter, various 
package transmission lines were measured. The results were used for selecting the 
appropriate board material and geometry for the wafer level package (WLP) described in 
Chapter 1. 
3.10.1. Co-planar transmission line test vehicle 
     Co-planar lines with the cross-section and layout in Figure 3.32 were fabricated at the 
PRC. For FR-4, APPE, Hitachi MCL-LX67 and Nelco N4000-13, the thickness of the 
dielectric material used was 1mm. For Ciba and Vialux thin films, the thickness of the 
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dielectric material used was 1mil. For FR-4, Ciba and Vialux, the center conductor had a 
width of 5 mils and the gap between metal lines was 3 mils. For APPE, Hitachi MCL-
LX67 and Nelco N4000-13, the center conductor had a width of 2.5 mils and the gap 









                               (a)                                                                        (b) 
Figure 3.32   (a) Top view and (b) cross-section of fabricated coplanar lines. 
 
3.10.2. Coplanar lines on FR-4 
     The FR-4 substrate used had a dielectric thickness of 1mm and metal layers on both 
sides. Coplanar lines were fabricated on the metal layer. The center conductor had a 
width of 5 mils and the gap between metal lines was 3 mils. Using the TDR 
measurements in Figure 3.33, the following parameters were extracted: 
    Z0 = 88 Ω 
      Effective εr = 2.1                                    (3.39) 
      α = fe ⋅910/7     NP/m 
The extracted data was used to simulate a coplanar line with length 5cm and compared 


















Figure 3.33   TDR measurements and simulations for a coplanar line on FR4. 
 
3.10.3. Coplanar lines on APPE 
     The APPE substrate used had a dielectric thickness of 1mm and metal layers on both 
sides. Coplanar lines were fabricated on the metal layer. The center conductor had a 
width of 2.5 mils and the gap between metal lines was 2.5 mils. From TDR 
measurements, the following parameters were extracted: 
  Z0 = 107 Ω 
      Effective εr = 1.95                                    (3.40) 
       α = fe ⋅910/3   NP/m 
Then, the extracted data was simulated in Hspice for a coplanar line with length 1705 
mils and compared to TDR measurements, as shown in Figure 3.34. The far end of the 

































Figure 3.34   TDR measurements and simulations for a coplanar line on APPE. 
 
3.10.4. Coplanar lines on Ciba thin film 
     The Ciba thin film substrate had a dielectric thickness of 1 mil and metal layers on 
both sides. Coplanar lines were fabricated on the metal layer. The center conductor had 
a width of 5 mils and the gap between metal was 3 mils. From TDR measurements, the 
following parameters were extracted: 
     Z0 = 25.5 Ω 
      Effective εr = 3.05                                    (3.41) 
      α = fefe ⋅+⋅ 910/6910/3     NP/m 
Then, the extracted data was simulated for a coplanar line with length 5cm and 
















































Figure 3.35   TDR measurements and simulations for a coplanar line on Ciba material. 
 
3.10.5. Co-planar lines on Vialux thin fim 
     The Vialux thin film substrate had a thickness of 1 mil and metal layers on both sides. 
Co-planar lines were fabricated on the metal layer. The center conductor had a width of 
5 mils and the gap between metal lines was 3 mils. From TDR measurements, the 
following parameters were extracted: 
      Z0 = 45.3 Ω 
      Effective εr = 2.55                                              (3.42) 
      α = fefe ⋅+⋅ 910/2910/4     NP/m 
Then, the extracted data was simulated for a coplanar line with length 5cm and 























Figure 3.36   TDR measurements and simulations for a coplanar line on Vialux material. 
 
3.10.6. Co-planar lines on Hitachi MCL-LX67 
     The Hitachi substrate had a dielectric thickness of 1mm and metal layers on both 
sides. Coplanar lines were manufactured on the metal layer with the other side metal 
removed. The center conductor had a width of 2.5 mils and the gap between metal was 
2.5 mils. From TDR measurements, the following parameters were extracted: 
      Z0 = 95-11*exp(-f/3e9) Ω 
      Effective εr = 2.3                                           (3.43) 
      α = fefe ⋅+⋅ 910/5.2910/5.1   NP/m 
Then, the extracted data was simulated for a coplanar line with length 1705 mils and 























Figure 3.37   TDR measurements and simulations for a coplanar line on Hitachi MCL-LX67 
material. 
 
3.10.7. Co-planar lines on Nelco N4000-13 
     The Nelco substrate had a dielectric thickness of 1mm and metal layers on both sides. 
Co-planar lines were fabricated on the metal layer with the other side metal removed. 
The center conductor had a width of 2.5 mils and the gap between metal lines was 2.5 
mils. From TDR measurements, the following parameters were extracted: 
      Z0 = 96.6 Ω 
      Effective εr = 2.4                                    (3.44) 
      α = fe ⋅910/2.3   NP/m 
Then, the extracted data was simulated for a co-planar line with length 1705 mils and 


























Figure 3.38   TDR measurements and simulations for a coplanar line on Nelco N4000-13 
material. 
 
3.10.8. Comparison of the fabricated transmission lines 
     For choosing the board material for the wafer-level test vehicle described in Chapter 
1, the propagation constant of the board transmission lines fabricated using Ciba, Vialux, 
FR4, Hitachi MCL-LX67, Nelco N4000-13 and APPE are shown in Figure 3.39. Since 
loss is a measure of signal degradation, the attenuation constant is the most important 
factor for choosing the board material for the wafer-level test vehicle. The imaginary part 
of the propagation constant in Figure 4.39(b) shows the delay of those transmission lines. 
APPE has the lowest delay among them. From Figure 3.39, since APPE shows the 
lowest loss and delay, APPE was chosen for the wafer-level package test vehicle 








































































Figure 3.39   Comparison of propagation constant for board transmission lines 





     In this chapter, a TDR characterization method was proposed for the characterization 
of lossy transmission lines. The method developed enables the extraction of the 
frequency-dependent characteristic impedance and propagation constant direclty from 
TDR measurements. Based on the results in Chapter 2, the uncertainty bound for the 
characteristic impedance and propagation constant was established. At frequencies 
below ~2GHz, the extracted data had small uncertainty bound, while the extracted data 
had a large bound for frequencies above ~2GHz. As explained in Chapter 1, digital 
simulation requires accurate measurements at low frequencies. The measured package 
transmission line parameters  showed good correlation with measurements, when 
simulated using W-element models in Hspice in the time-domain. 
     In this chapter, non-physical RLGC models were derived from the transient behavior 
of transmission lines and used for simulation using the extracted data from TDR 
measurements. Three transmission line models were compared in this chapter, namely, 
physical RLGC models, non-physical RLGC models and NA based RLGC models. 
Among these models, non-physical RLGC models showed the best agreement with 
measurements. 
     Using the non-physical RLGC models, the frequency-dependent effect of 
characteristic impedance and attenuation constant on digital signals was discussed. 
Based on these results, an in-situ characterization method for transmission lines was 
developed. 
     Various board transmission lines were measured and characterized using dielectric 
materials such as Ciba, Vialux, FR4, Hitachi MCL-LX67, Neclo N4000-13 and APPE. 
Among them, APPE had the lowest loss and was therefore chosen as the dielectric 










     This chapter discusses the characterization of silicon transmission lines using Time-
Domain Reflectometry (TDR) and Vector Network Analyzer (VNA) measurements. Co-
planar transmission lines on two silicon substrates were fabricated and characterized. 
The silicon substrate with resistivity ρ = 100Ω-cm included a slow-wave propagation 
effect, while the silicon substrate with resistivity ρ = 2000Ω-cm did not contain slow-wave 
propagation effects. Co-planar lines on the silicon substrate with resistivity ρ = 2000Ω-
cm were characterized using the TDR characterization method described in Chapter 3. 
However, co-planar lines on the silicon substrate with resistivity ρ = 100Ω-cm could not 
be characterized using the TDR characterization method due to the slow-wave 
propagation effect, which is one major limitation of the TDR characterization method 
discussed in this dissertation. Instead, VNA measurements have been used along with 
non-physical RLGC models for the characterization of transmission lines with slow-wave 
propagation effects, as discussed in this chapter. Finally, the best silicon transmission 
line structure was chosen for the wafer-level test vehicle described in Chapter 1, for 
obtaining the best signal quality in the waveform. 
 
4.1. Prior measurement methods for silicon transmission lines 
     In previous work available in the literature, characterization methods for package  
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transmission lines have been applied to silicon transmission lines under the assumption 
that the silicon transmission lines can be represented using the characteristic impedance 
and propagation constant. In [D1][D2][D3][D4][D5], the characteristic impedance and 
propagation constant of silicon transmission lines have been extracted using VNA 
measurements without the inclusion of slow-wave mode propagation. However, in 
Section 4.4, it has been shown that slow-wave effects of silicon transmission lines 
cannot be represented only by using the characteristic impedance and propagation 
constant. Since current integrated circuits are being fabricated on silicon substrates with 
resistivity range from ~0.005 Ω-cm to ~60 Ω-cm, most silicon-level interconnections 
include slow-wave propagation effects, based on the chart in Figure 4.1 [D6].  
 
 






(0.005~60 ohm-cm)  
                             (a)                                                            (b) 
Figure 4.1   Silicon resistivity vs. frequency relationship [D6]. (a) Line structure and (b)resistivity-
frequency chart. b1 is the thickness of SiO2 and b2 is the thickness of Si. Numbers attached to 








The chart in Figure 4.1(b) was obtained through a theoretical analysis of the line 
structure in Figure 4.1(a). Existence of three types of fundamental models was 
concluded in [D6]. In the quasi-TEM mode, the Si layer acts like a dielectric. In the skin-
effect mode, the Si layer behaves like a lossy conductor wall, and the dispersion 
behavior is governed by the skin effect in the silicon substrate. In the slow-wave mode, 
the propagation velocity slows down due to the so-called “Maxwell-Wagner mechanism.” 
However, surface wave propagation and radiation were not considered in [D6]. 
     Since it is difficult to extract Z0, γ and the slow-wave mode propagation parameters 
from measurements, silicon transmission lines have often been represented using quasi-
static equivalent circuit models instead of transmission-line RLGC models [D7][D8]. In 
[D9][D10], analytical models were developed using complex image theory and conformal 
mapping that include the slow-wave effect. In this dissertation, non-physical RLGC 
models for silicon transmission lines are developed that include the slow-wave effect for 
silicon substrates. The characteristic impedance, propagation constant and slow-wave 
effect are extracted from TDR and NA measurements based on the non-physical RLGC 
models for silicon transmission lines. Two kinds of silicon substrates were investigated 
based on the chart in Figure 4.1, namely, a wafer with resistivity ρ=100 Ω-cm and a 
wafer with resistivity ρ=2000 Ω-cm. While the silicon substrate with resistivity of 100 Ω-
cm includes slow-wave propagation effects, the silicon substrate with resistivity of 2000 
Ω-cm does not include a slow-wave propagation effect.  
 
4.2. Co-planar lines on high resistivity silicon substrate 
     Co-planar silicon transmission lines were fabricated on silicon substrate with 
resistivity of 2000 Ω-cm. In this section, the co-planar silicon lines are characterized 
using the TDR characterization methods described in Chapter 3.  
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4.2.1. Fabricated co-planar lines 
     Co-planar silicon transmission lines were patterned using Au-Cu-Ti layers on 2000 Ω-
cm resistivity silicon substrate, as shown in Figure 4.2. The cross-section of the 
fabricated co-planar lines consisted of 0.2um thickness Au, 3um thickness Cu, 0.2um 
thickness Ti and 1um thickness SiO2 on 2000 Ω-cm silicon wafer. The fabricated co-
planar lines had a center conductor width of 1 mil and spacing between conductors of 1 
mil. The width of each ground conductor was 10.5 mils. The co-planar line measured 
using the VNA had a length of 60 mils, while the co-planar line measured using the TDR 
had a length of 960 mils. 
 
2000 Ω-cm Silicon wafer
SiO2, thickness: 1um
Ti, thickness: 0.2 um 
Cu, thickness: 3 um
Au, thickness: 0.2 um 
Ti, thickness: 0.2 um 
Cu, thickness: 3 um




1mil 1mil1mil 10.5 mil10.5 mil
0.5mm
 
Figure 4.2   Cross-section of the fabricated co-planar lines on silicon substrate  
with resistivity of 2000 Ω-cm. 
 
4.2.2. TDR measurement 
     Since the co-planar lines on the high resistivity silicon substrate only support the 
quasi-TEM mode from Figure 4.1, the co-planar lines can be represented by just a 
characteristic impedance and propagation constant, similar to the package transmission 
lines described in Chapter 3.  The co-planar line with a length of 960 mils was measured 
using the TDR, as shown in Figure 4.3. The far end of the coplanar line was 
unterminated. The TDR waveform in Figure 4.3 shows the transient behavior of a 
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transmission line, as explained in Chapter 3, which contains both the first reflection and 
round-trip reflection. Hence, the TDR characterization methods described in Chapter 3 
can be applied to characterize the co-planar lines on the high resistivity silicon substrate. 
From the first reflection, the characteristic impedance can be extracted, while the 
propagation constant can be extracted from the round-trip reflection. 
 




















Figure 4.3   TDR measurement of the coplanar line on 2000 Ω-cm resistivity silicon substrate.  
 
4.2.3. Extraction of characteristic impedance and propagation constant using TDR 
measurements 
     Using the TDR characterization methods described in Chapter 3, the co-planar line 
on the 2000 Ω-cm resistivity silicon substrate was characterized using the TDR 
waveform in Figure 4.3. From the measurement, the extracted characteristic impedance 
and propagation constant can be written as: 
Z0 = 89 - 16⋅exp(-f/3e9)  Ω 
      Effective εr = 4.9                                                            (4.1) 
      α = )94.0/(14910/18 eferffe ⋅+⋅   NP/m 
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      β = 2π⋅f/3e8*sqrt(Effective εr)       rad/m 
where   γ = α+j⋅β. f is the frequency in Hz, erf is the error function, Z0 is the characteristic 
impedance and γ is the propagation constant. Then, using Equation (3.19), the non-
physical RLGC model for the transmission line can be extracted as: 
R =  [89 - 16⋅exp(-f/3e9)]⋅[ )94.0/(14910/18 eferffe ⋅+⋅ ]     ohm/m 
L =  [89 - 16⋅exp(-f/3e9)]/3e8*sqrt(4.9)          H /m                             (4.2) 
G =  [ )94.0/(14910/18 eferffe ⋅+⋅ ]/[89 - 16⋅exp(-f/3e9)]   S/m 
C =  sqrt(4.9) /{3e8* [89 - 16⋅exp(-f/3e9)]}     F/m 
The non-physical RLGC model in Equation (4.2) was simulated in the time and 
frequency domains using the W-element tabular models for transmission lines in Hspice. 
The simulation results show good correlation with measurements in the time and 










Figure 4.4  Time-domain correlation between simulation and measurement for the coplanar line 
on 2000 Ω-cm resistivity silicon substrate.  




































Figure 4.5   Frequency-domain correlation between simulation and measurement for the 
coplanar line on 2000 Ω-cm resistivity silicon substrate. 
 
In Figure 4.4, the length of the co-planar line used for TDR measurement and simulation 
was 960 mils, and the far end was unterminated. In Figure 4.5, the length of the coplanar 
line used for two-port NA measurement and simulation was 60 mils. In Figure 4.5, the 
parameters S11 and S21 of the VNA measurement and simulation are shown from 
50MHz to 10GHz. 
 
4.3. Co-planar lines on low resistivity silicon substrate 
     While the co-planar lines on the 2000 Ω-cm resistivity silicon substrate can be 
analyzed similar to board transmission lines, as described in the previous section, the 
co-planar lines on the low resistivity silicon substrate (ρ=100 Ω-cm) cannot be treated in 
the same way due to slow-wave propagation effects. In this section, silicon transmission 
lines with slow-wave propagation effects have been analyzed for extracting the 
characteristic impedance, propagation constant and slow-wave effect. 
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4.3.1. Fabricated co-planar lines 
     The fabricated co-planar lines on the silicon substrate with ρ=100 Ω-cm are similar to 
the co-planar lines on the silicon substrate with ρ=2000 Ω-cm, as discussed in Section 
4.2.1. The thickness of metal and SiO2 is slightly different. The cross-section of the 
fabricated co-planar lines consisted of 0.2um thickness Au, 2um thickness Cu, 0.2um 
thickness Ti and 10nm thickness SiO2 on a 100 Ω-cm silicon wafer, as shown in Figure 
4.6. The co-planar lines had the same conductor width, gap and length as the high-
resistivity silicon lines in Section 4.2.1.  
100 Ω-cm Silicon wafer
SiO2, thickness: 100 
Ti, thickness: 0.2 um 
Cu, thickness: 2 um
Au, thickness: 0.2 um 
Ti, thickness: 0.2 um 
Cu, thickness: 2 um








Figure 4.6   Cross-section of the fabricated coplanar lines on the silicon substrate  
with 100 Ω-cm resistivity. 
 
4.3.2. TDR measurements 
     In Figure 4.7, the response of a coplanar line with a length of 960 mils on a silicon 
substrate with a resistivity of 100 Ω-cm is shown, which was measured using the TDR. 
The far end of the coplanar line was unterminated. However, unlike the co-planar line on 
the high-resistivity silicon substrate in Figure 4.3, the co-planar line on the low-resistivity 
silicon substrate does not show a transient response similar to Figure 4.3. This is due to 
the slow-wave propagation effect on the low-resistivity silicon substrate. Hence, the TDR 
characterization methods described in Chapter 3 cannot be directly applied to the co-
planar line on the low-resistivity silicon substrate. 
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Figure 4.7   TDR measurement of the coplanar line on 100 Ω-cm resistivity silicon substrate.  
 
     The measured TDR waveforms in Figures 4.3 and 4.7 for 2000 Ω-cm and 100 Ω-cm 
resistivity silicon substrates can be explained using the signal propagation diagram in 
Figure 4.8. When the step pulse of TDR propagates along coplanar transmission lines, 
the electric field around the conductor penetrates the silicon substrate, which induces 
loss by generating an electric current inside the silicon substrate. It is important to note 
that the direction of the induced current is in the direction orthogonal to the propagation 
direction. Since the loss caused by the electric field is in the orthogonal direction to the 
wave propagation direction, the induced loss is not included in the attenuation constant 
(α) of the transmission line. The attenuation constant represents the loss in the wave 
propagation direction. 
     In 2000 Ω-cm resistivity silicon substrate, the electric current induced by the electric 
field is so small that the orthogonal loss component is negligible. However, 100 Ω-cm  
resistivity silicon substrate induces an electric current yielding a large loss in the 
orthogonal direction. Hence, co-planar lines on a silicon substrate with a resistivity of 
100 Ω-cm have two loss components, namely, the attenuation constant and orthogonal 
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ohmic loss in the silicon substrate. The orthogonal ohmic loss inside the silicon substrate 
is another representation of the slow-wave mode for co-planar silicon transmission lines. 
The TDR waveform in Figure 4.7 for the co-planar line on 100 Ω-cm resistivity silicon 
substrate includes the effect of the orthogonal ohmic loss, which attenuates the transient 














(a) (b)  
Figure 4.8   Loss induced by silicon substrate. (a) 2000 Ω-cm and (b) 100 Ω-cm resistivity. 
 
     Metal planes and metal grids on silicon substrate can reduce the orthogonal ohmic 
loss due to the silicon substrate by blocking the electric field from penetrating the silicon 
substrate [D11][D12]. Co-planar lines on wafers with a 0.5 um thick aluminum ground 
shield between the silicon dioxide and silicon showed much smaller loss than co-planar 
lines on wafers without the ground shield, since the aluminum ground shield blocked the 
electric field from the silicon substrates [D11]. Instead of the ground shield, an 
orthogonal grid of grounded lines placed at the oxide/bulk interface also reduced the 
transmission loss of on-chip interconnections [D12].  
    Since the co-planar line on the silicon substrate with a resistivity of 100 Ω-cm cannot 
be characterized using TDR measurements due to slow-wave mode propagation, 
Network Analyzer measurements were instead used to characterize the coplanar line. 
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4.4. Characterization of transmission lines on low-resistivity silicon 
substrates using non-physical RLGC models 
     In Chapter 3, non-physical RLGC models for board transmission lines were 
developed. Board transmission lines can be represented using the characteristic 
impedance and propagation constant parameters. Therefore, TDR measurements can 
be used for characterizing board transmission lines. However, as explained in the 
previous section, non-physical RLGC models for board transmission lines cannot be 
directly applied to transmission lines containing slow-wave propagation effects. In this 
section, non-physical RLGC models for transmission lines with slow-wave propagation 
effects have been developed for characterization and simulation. First, the 
characteristics of board transmission lines are discussed to demonstrate that the co-
planar lines on 100 Ω-cm silicon substrate cannot be represented using only 
characteristic impedance and propagation constant. Then, non-physical RLGC models 
for silicon transmission lines with slow-wave propagation effects are introduced. Finally, 
the characteristic impedance, propagation constant and slow-wave effects are extracted 
from NA measurements based on the non-physical RLGC models. 
4.4.1. Characteristics of board transmission lines 
      Board transmission lines are represented by characteristic impedance (Z0) and 
propagation constant (γ), as shown in Figure 4.9. 
 
l
Z0, γ = α+jβ  
Figure 4.9   Transmission lines represented using Z0 and γ where l is the length. 
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Then, the S-parameters of the transmission line in Figure 4.9 can be represented as: 
 
                                               (4.3) 
 
where l is the length of the transmission line, Γ = (Z0-50)/(Z0+50), and 50Ω is the 
impedance of the Network Analyzer.  
4.4.1.1. First observation on S11 for board transmission lines 
     From Equation (4.3), S11 can be simplified as: 
          (4.4) 
   
         if  |Γ2⋅exp(-2γ⋅l)| << 1  
Equation (4.4) is a good approximation for the characteristic impedance between ~20 Ω 
and ~100 Ω, which corresponds to the characteristic impedance of most transmission 
lines used in real applications. Then, from Equation (4.4), the following two observations 
can be inferred: 
    1) S11 approximately forms a circle on the Smith chart whose center is at Z0.  
    2) S11 always rotates clockwise as the frequency increases. 
4.4.1.2. Second observation on S11 for board transmission lines 
     Assuming that the far end in Figure 4.9 is terminated with 50 Ω, the input impedance 
Zin at the near-end can be expressed as: 
         (4.5) 
 
where Z0 is the characteristic impedance, γ is the propagation constant and l is the 



















































in Equation (4.3). Let us now consider the input impedance at DC. From Equation (4.5), 
the input impedance at DC can be expressed as: 
             (4.6) 
 
where Z0(f→0) is the low frequency characteristic impedance and αDC is the attenuation 
constant at DC. Then, from Equation (4.6), the following two observations can be 
inferred: 
1) If Z0(f→0) < 50 Ω,     Z0(f→0)  <  Zin_DC ≤ 50 Ω         
   2) If Z0(f→0)  > 50 Ω,     50 Ω  ≤  Zin_DC < Z0(f→0)    
4.4.1.3. Smith chart behavior of board transmission lines 
     In addition to the two observations on S11 for board transmission lines, observations 
on S12 for board transmission lines are also possible. However, since both S11 and S12 
are functions of the characteristic impedance and propagation constant for board 
transmission lines, the observations on S11 for board transmission lines provide enough 



































Then, based on the above two observations for S11, transmission lines represented 
using characteristic impedance and propagation constant should have a response 
similar to Figure 4.10. If Z0 is larger than 50 Ω, S11 should rotate clockwise around Z0 
with the starting point at DC fixed at between 50 Ω and Z0(f→0). If Z0 is smaller than 50 
Ω, S11 should also rotate clockwise around Z0 with the starting point at DC fixed at 
between Z0(f→0) and 50 Ω. If the static resistance of transmission lines is negligible, the 
starting point at DC is located at 50 Ω for both the cases. 
 
4.4.2. NA measurements of the co-planar line on low-resistivity silicon substrate  
     The co-planar line on the silicon substrate with a resistivity of 100 Ω-cm in Section 
4.3 was measured using the VNA, as shown in Figure 4.11. The length of the coplanar 


















Figure 4.11   VNA measurement of the coplanar line on 100 Ω-cm resistivity silicon substrate. 
 
As shown in Figure 4.11, the coplanar line does not resemble the Smith-chart behavior 
for board transmission lines in Figure 4.10, which implies that the co-planar line cannot 
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be represented using just the characteristic impedance and propagation constant alone. 
Although S11 rotates clockwise, the starting point at low frequency is not between 50 Ω 
and Z0(f→0). The shift is due to the slow-wave effect. The co-planar line on the 2000 Ω-
cm resistivity silicon substrate in Figure 4.5 did not show the shift since it does not 
include the slow-wave effect. Therefore, the slow-wave effect can be extracted from the 
shift in the starting point at low frequencies around DC.  
4.4.3. Non-physical RLGC models for silicon transmission lines with slow-wave 
propagation effects. 
    For extracting the slow-wave propagation effect from NA measurements, non-physical 
RLGC models for silicon transmission lines which include slow-wave propagation effects 
have been developed. Since the slow-wave propagation effect can be explained by the 
orthogonal loss inside silicon substrate, it can be added in parallel with the admittance of 
the non-physical RLGC models developed for board transmission lines, as shown in 
Figure 4.12. In the figure, G(f)substrate represents the orthogonal ohmic loss due to silicon 
substrate discussed in Section 4.3.2, which can be frequency-dependent. In Figure 4.12, 
X and Y represent the transient behavior of board transmission lines, where X = Z0⋅γ and 












Figure 4.12   Non-physical RLGC models for silicon substrate with slow-wave propagation 




















Then, non-physical RLGC parameters for a silicon substrate with slow-wave effect in 
Figure 4.12 can be expressed as: 
   
                           (4.7) 
     
where G(f)substrate is the per-unit-length admittance attributed to the effect of the high-loss 
silicon substrate. For board transmission lines, G(f)substrate is negligible since metal planes 
are highly conductive. For co-planar lines on 2000 Ω-cm resistivity silicon substrate, 
G(f)substrate is also negligible since the silicon substrate is close to the propagation of a 
good dielectric material. The RLGC model in Equation (4.7) can be simulated using the 
W-element tabular models in Hspice. 
4.4.4. Extraction of slow-wave effect from NA measurements 
     Based on the non-physical RLGC model for silicon transmission lines with slow-wave 
effect in Equation (4.7), the slow-wave effect G(f)substrate can be extracted from NA 
measurements. Although the slow-wave effect G(f)substrate can be frequency-dependent, 
G(f)substrate has been assumed to be constant and real-valued in this dissertation. This is 
because it is extremely difficult to extract frequency-dependent G(f)substrate. Based on the 
assumption, constant G(f)substrate can be extracted from S11 at DC from Figure 4.11, as 
shown below:  






=                   [S/m]          (4.8) 
where l is the length of the measured transmission line, S11_DC is S11 at DC, and 50 Ω 
is the VNA port2 impedance. Since the measurement in Figure 4.11 was done from 50 
MHz, S11 at DC was obtained by extrapolating the low-frequency response. Based on 
Equation (4.8), the co-planar line on 100 Ω-cm resistivity silicon substrate had G(f)substrate 
= 20 S/m.  
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4.4.5. Extraction of characteristic impedance and propagation constant 
     The characteristic impedance and propagation constant can be extracted from the 
VNA measurement after compensating for the slow-wave propagation effect in the 
extracted frequency response. Let the ABCD-parameters of the measured S-parameters 
in Figure 4.11 be written as: 











ABCD][                                      (4.9) 
Then, the transmission line parameters X and Y in Figure 4.12 can be found from the 
ABCD parameters using the following equations: 


































            (4.10) 
Since Z0 = sqrt(X/Y) and γ=sqrt(X⋅Y), the S-parameters of the coplanar line without slow-
wave propagation effect can be found, as shown in Figure 4.13. The compensated S-
parameters satisfy the observations on S11 for board transmission lines in Section 4.4.1. 
Therefore, the characteristic impedance and propagation constant can be extracted from 
the compensated S-parameters using the method discussed in [D1][D2][D3][D4][D5]. 
Finally, the characteristic impedance, propagation constant and slow-wave propagation 
effect for the transmission lines on silicon substrates with resistivity of 100 Ω-cm can be 
extracted and represented as: 
Z0 = 60 - 18⋅exp(-f/3e9)  Ω 
      Effective εr = 8.2  at 10GHz                                            (4.11) 
      α = )94.0/(14910/46 eferffe ⋅+⋅   NP/m 
      β = 2π⋅f/3e8*sqrt(Effective εr)       /m 
            γ = α+j⋅β                                        /m 
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            G(f)substrate = 20           S/m 
 























Figure 4.13   S-parameters of the coplanar line on 100 Ω-cm resistivity silicon substrate with 
and without slow-wave propagation effect. 
 
4.4.6. Model-to-hardware correlation 
     The extracted characteristic impedance, propagation constant and slow-wave 
propagation effect in Equation (4.11) were used to develop non-physical RLGC models 
for silicon transmission lines with slow-wave propagation effect using Equation (4.7). The 
RLGC parameters were extracted as: 
R =  [60 - 18⋅exp(-f/3e9)]⋅[ )94.0/(14910/46 eferffe ⋅+⋅ ]     ohm/m 
L =  [60 - 18⋅exp(-f/3e9)]/3e8*sqrt(8.2)                                 H /m                   (4.12) 
G =  [ )94.0/(14910/46 eferffe ⋅+⋅ ]/[60 - 18⋅exp(-f/3e9)] + 20   S/m 
C =  sqrt(8.2) /{3e8* [60 - 18⋅exp(-f/3e9)]}     F/m 
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The simulated results are shown in Figure 4.14 and 4.15 and have been correlated with 
measurements. In both the time and frequency domain, the simulations show good 
correlation with measurements, which verifies the accuracy of the non-physical RLGC 
models for silicon substrate with slow-wave propagation effect. 
     Comparing to the RLGC parameters in Equation (4.2) for the high-resistivity silicon 
co-planar line in Figure 4.2, the RLGC parameters in Equation (4.12) have higher R and 
G values because of the thinner SiO2 thickness and slow-wave effect. In addition, the 
effective dielectric constant was increased from 4.9 to 8.2, as the name ‘slow-wave 
effect’ implied. It implies that for a co-planar line on 100 Ω-cm resistivity silicon substrate 
with the same cross-section as in Figure 4.2, the compensated RLGC parameters of the 
co-planar line without slow-wave effect are different from the RLGC parameters in 
Equation (4.2) due to slow-wave effect.  
 

















Figure 4.14   Frequency-domain correlation between simulation and measurement for the 
coplanar line on 100 Ω-cm resistivity silicon substrate. 
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Figure 4.15  Time-domain correlation between simulation and measurement for the coplanar 
line on 100 Ω-cm resistivity silicon substrate.  
 
4.5. Selection and optimization of transmission lines on silicon substrate            
     In this section, based on the discussions on silicon transmission lines, the silicon 
coplanar line for the wafer-level package test vehicle described in Chapter 1 was 
optimized for achieving good signal integrity. 
4.5.1. Fabricated silicon transmission lines 
      For choosing the appropriate silicon transmission line for the test vehicle, co-planar 
transmission lines were fabricated on 4-inch wafers using the following five silicon 
structures, as shown in Figure 4.16.  
 wafer1: 0.2um thickness Au - 2um thickness Cu - 0.2um thickness Ti –  
                         1um thickness SiO2 on 2000 Ω-cm silicon wafer. 
wafer2: 0.2um thickness Au - 3um thickness Cu - 0.2um thickness Ti –  
             1um thickness SiO2 on 2000 Ω-cm silicon wafer. 
wafer3: 0.2um thickness Au - 3um thickness Cu - 0.2um thickness Ti –  
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             10nm thickness SiO2 on 100 Ω-cm silicon wafer. 
wafer4: 0.2um thickness Au - 2um thickness Cu - 0.2um thickness Ti –  
            10nm thickness SiO2 on 100 Ω-cm silicon wafer. 
wafer5: 0.2um thickness Au - 1um thickness Cu - 0.2um thickness Ti –  
             30nm thickness SiO2 on 100 Ω-cm silicon wafer. 
Wafer1 and wafer2 used a high-resistivity silicon substrate with ρ=2000 Ω-cm, and 
wafer3, wafer4 and wafer 5 used a low-resistivity silicon substrate with ρ=100 Ω-cm. The 
co-planar silicon transmission lines in Figure 4.16(a) were patterned using the Au-Cu-Ti 
layers in Figure 4.16(b). The coplanar lines had a center conductor width of 1 mil and a 
gap between conductors of 1 mil. The width of each ground conductor was 10.5 mils. 
The coplanar lines were measured using TDR and NA for comparison. The length of the 
co-planar lines measured using NA was 60 mils. The longest co-planar lines had a 





Ground conductor width : 10.5 mils
Gap : 1 mil
Center conductor width : 1 mil
Gap: 1 mil




2000 Ω-cm Silicon wafer
SiO2, thickness: 1um
Ti, thickness: 0.2 um 
Cu, thickness: 2 um
Au, thickness: 0.2 um 
wafer1
2000 Ω-cm Silicon wafer
SiO2, thickness: 1um
Ti, thickness: 0.2 um 
Cu, thickness: 3 um
Au, thickness: 0.2 um 
100 Ω-cm Silicon wafer
SiO2, thickness: 100 Å
Ti, thickness: 0.2 um 
Cu, thickness: 3 um
Au, thickness: 0.2 um 
wafer2
wafer3
100 Ω-cm Silicon wafer
SiO2, thickness: 100 Å
Ti, thickness: 0.2 um 
Cu, thickness: 2 um
Au, thickness: 0.2 um 
wafer4
100 Ω-cm Silicon wafer
SiO2, thickness: 300 Å
Ti, thickness: 0.2 um 
Cu, thickness: 1 um




Figure 4.16   Fabricated silicon transmission lines. (a) top view and (b) cross-section.  
 
4.5.2. Comparison using TDR measurements 
     TDR measurements of the co-planar lines on wafer1, 2, 3 and 4 are shown in Figure 
4.17. The length of the co-planar lines was 960 mils. The far end of the co-planar lines 
was unterminated. Time Domain Reflectometry (TDR) having a step pulse with 30ps 
risetime and 250mV amplitude was used.  
     As shown in Figure 4.17, the TDR response for wafer3 and wafer4 are similar to 
lumped resistors due to slow-wave propagation effect, which implies that the 
transmission loss of wafer3 and wafer4 is very high. On the contrary, wafer1 and wafer2 
show good time-domain response since they do not include slow-wave propagation 
effect. To achieve better signal integriy in the wafer-level package test vehicle, wafer1 or 
wafer2 should be chosen since they have lower loss. Between wafer1 and wafer2, 
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wafer2 showed slightly larger round-trip reflection since the co-planar line on wafer2 had 
thicker conductors, which implied that wafer2 had a smaller loss than wafer1. Therefore, 
from the TDR measurements in Figure 4.17, wafer2 was chosen for the wafer-level 
package test vehicle. 
 






















Figure 4.17   TDR measurements for the co-planar line on four silicon wafers. 
 
4.5.3. Comparison using Network Analyzer measurements 
     The co-planar lines used for VNA comparison had a center conductor of width 1 mil, 
gap of 1 mil, and length of 60 mils. The co-planar lines on the five wafers were 
measured using Network Analyzer from 50MHz to 10GHz, as shown in Figure 4.18 on 
the Smith chart. From the VNA measurements in Figure 4.18, it is clear that wafer1 and 
wafer2 do not include slow-wave propagation effect, but wafer3, wafer4 and wafer5 
suffer from slow-wave propagation effect. Therefore, wafer1 and wafer2 had smaller loss 
than wafer3, wafer4 and wafer5. Between wafer1 and wafer2, since wafer2 had better 
time-domain response in Figure 4.17, wafer2 was finally chosen for the silicon 
transmission line in the wafer-level package test vehicle. 
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Figure 4.18   Network Analzyer measurements for the co-planar lines on five wafers. 
 
 
4.6. Thermal, passivation and underfill effect on signal propagation 
     In this section, the effect of passivation, underfill and curing on signal propagation 
has been discussed for silicon transmission lines. For investigating the effect, co-planar 
silicon lines with 60 mil length and cross-section similar to wafer2 in Figure 4.15 were 
fabricated and measured using a Network Analyzer. 
4.6.1. Thermal effect 
     Before and after curing, the co-planar silicon lines were measured using a Network 
Analyzer, as shown in Figure 4.19. In Figure 4.19, the magnitude of S21 is shown. After 
thermal cycling, the loss of the silicon lines was reduced. This is probably because 










Figure 4.19   Effect of thermal cycling on S21 of silicon transmission lines. 
 
4.6.2. Passivation and Thermal effect 
    Three measurements were compared to investigate the effect of passivation and 
curing on the electrical property of silicon lines. First, the fabricated silicon lines with 60 
mil length measured using a NA. Then, polyimide with 4mil thickness was spin-coated 
on the silicon lines and measured again. Finally, thermal cycling was applied to the 
silicon lines with polyimide. The magnitude of S21 of the three VNA measurements is 
shown in Figure 4.20. As shown in Figure 4.20, the polyimide coating increased the loss. 









Figure 4.20   Effect of polyimide and thermal cycling on S21 of silicon lines. 












































4.6.3. Underfill effect 
     The effect of underfill was investigated on the fabricated silicon lines. The underfill 
used had the dielectric constant and loss tangent shown in Figure 4.21, from 1Hz and 
10KHz.  
Frequency (Hz) Dielectric constant Loss factor 
1 3.15 0.0032 
10 3.14 0.0031 
100 3.13 0.0062 
1000 3.12 0.0100 
10000 3.08 0.0185 
 
Figure 4.21   Electrical characteristics of an underfill used. 
 
In Figure 4.22, the magnitude of S21 of the silicon lines with and without the underfill is 
compared. As shown in Figure 4.22, the underfill material increased the loss, but the 
effect of the underfill was not severe since the loss of the silicon substrate was much 
higher than that of the underfill. 
 
























Figure 4.22   Effect of underfill on S21 of the silicon lines. 
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4.7. Summary 
     In this chapter, silicon transmission lines were characterized using TDR and NA 
measurements. Co-planar lines on two silicon substrates with ρ = 2000 Ω-cm and ρ = 
100 Ω-cm were fabricated and characterized. While co-planar lines on silicon substrate 
with ρ = 2000 Ω-cm does not include slow-wave propagation effect, co-planar lines on 
silicon substrate with ρ = 100 Ω-cm contain slow-wave propagation effect. Co-planar 
lines on silicon substrate with ρ = 2000 Ω-cm were characterized using the TDR 
characterization method described in Chapter 3. However, co-planar lines on silicon 
substrate with ρ = 100 Ω-cm were characterized using NA measurements since the TDR 
characterization method could not be applied to transmission lines including slow-wave 
effect. For characterizing and simulating the co-planar lines on silicon substrate 
containing slow-wave effect, non-physical RLGC models for silicon substrate with slow-
wave propagation effect were developed. Based on the non-physical RLGC models, the 
characteristic impedance, propagation constant and slow-wave propagation effect were 
extracted and simulated showing good correlation with measurements. For the silicon 
line in the wafer-level package test vehicle described in Chapter 1, the co-planar line on 
2000 Ω-cm resistivity silicon substrate was selected with the following cross-section of 
the coplanar lines: 0.2um thickness Au, 3um thickness Cu, 0.2um thickness Ti and 1um 

















    In this chapter, a TDR characterization method is described for multi-conductor 
package transmission lines. This method is an extension of the TDR characterization 
method described for single transmission lines in Chapter 3. Non-physical RLGC models 
for multi-conductor transmission lines have been derived for simulating the transient 
response using the extracted data from TDR measurements. As an example, coupled 
lines have been fabricated and characterized using the TDR method. The accuracy of 
the TDR characterization technique and non-physical RLGC models for coupled lines 
have been evaluated through correlation between simulations and measurements. 
Differential lines have also been fabricated and characterized. The method discussed 
has been extended to multi-conductor transmission lines including asymmetric coupled 
lines, (3+1)-conductor transmission lines and (64+1)-conductor transmission lines.  
 
5.1. Symmetric coupled lines  
     The characterization technique for coupled lines is based on the in-situ 
characterization technique for transmission lines explained in Chapter 3. The in-situ 
characterization method can be used to extract the frequency-dependent characteristic 
impedance and propagation constant from the TDR measurement of two-conductor 
transmission lines. This method has been extended to coupled lines in this section. 
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5.1.1. Fabricated coupled lines 
     Dimensions of microstrip coupled lines fabricated at the Packaging Research Center 
are shown in Figure 5.1. Coupled lines were patterned on one side of an LCP (Liquid 
Crystal Polymer) dielectric sheet which had a thickness of 2 mils. The other side of the 
LCP dielectric sheet was covered by metal.  
 



















Figure 5.1   Dimensions of fabricated microstrip coupled line and measurement setup. 
 
Vias were used to connect the ground pads to the bottom ground plane. The metal 
thickness was 0.5 oz. (14um) and the diameter of vias was 6 mils. The width and length 
of the signal conductors were 3 mils and 2000 mils, respectively. A Ground-Signal-
Signal-Ground (GSSG) microprobe with a pitch of 150um from Cascade Microtech was 
used for TDR measurement.  
5.1.2. Even- and odd-mode TDR measurements 
     Since the fabricated microstrip coupled lines are symmetric, ch1 and ch2 of the TDR 
head in Figure 5.1 were used to measure the TDR waveforms for even- and odd-mode 
excitations. The measured even and odd-mode TDR waveforms are shown in Figure 
5.2. The TDR equipment used had an amplitude of 250mV and a risetime of 30ps. 
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Figure 5.2   TDR measurement of the even and odd mode waveforms for the coupled line  
 
5.1.3. Extraction of the even- and odd-mode characteristic impedance and  
propagation constant 
     The in-situ TDR characterization technique for single transmission lines described in 
Chapter 3 enables the extraction of the characteristic impedance and propagation 
constant of transmission lines. Hence, from Figure 5.2, the characteristic impedance and 
propagation constant for each mode can be extracted. In other words, the even-mode 
characteristic impedance and propagation constant can be extracted from the even-
mode TDR measurement, and the odd-mode characteristic impedance and propagation 
constant can be extracted from the odd-mode TDR measurement.  
     Then, using the in-situ characterization method, the even-mode characteristic 
impedance and propagation constant were extracted from the even-mode TDR 
measurement as shown below: 
 















where Z0e is the even-mode characteristic impedance, αe is the even-mode attenuation 
constant, and Vpe is the even-mode effective phase velocity.  The odd-mode 
characteristic impedance and propagation constant were also extracted from the odd-
mode TDR waveform as shown below:         
      
       (5.2) 
 
where Z0o is the odd-mode characteristic impedance, αo is the odd-mode attenuation 
constant, and Vpo is the odd-mode effective phase velocity.     
 
5.1.4. Derivation of non-physical RLGC models for symmetric coupled lines  
     Non-physical RLGC models for symmetric coupled lines are derived using a 
procedure similar to Chapter 3. These models can be used to simulate the extracted 
data of the coupled line from TDR measurements. 
5.1.4.1. Extraction procedure for non-physical RLGC models in single 
transmission lines 
      In this section, the non-physical RLGC models derived in Chapter 3 are extended to 
coupled lines with (n+1)-conductors. The procedure for developing non-physical RLGC 
models for single transmission lines in Chapter 3 has been summarized in this section. 
First, consider a lossless transmission line as shown in Figure 5.3(a). A small section of 
the lossless transmission line has the RLGC model in Figure 5.3(a) consisting of 
inductance and capacitance parameters. The characteristic impedance and phase 
velocity of the lossless line are also shown in the figure. Next, consider a lossy 
transmission line in Figure 5.3(b). A small section of the lossy transmission line has the 















Based on the derivation in Chapter 3, the characteristic impedance and phase velocity of 
the lossy transmission line in Figure 5.3(b) are identical to those of the lossless 
transmission line in Figure 5.3(a). From the characteristic impedance, the resistance and 



































































Figure 5.3   (a) Lossless non-physical RLGC model and (b) lossy non-physical RLGC                
model for single transmission line. Z0 is the characteristic impedance, α is the attenuation 
constant in Np/m, Leq is the per-unit-length inductance, Ceq is the per-unit-length capacitance, 
Req is the per-unit-length resistance, and Geq is the per-unit-length conductance. 
 
The procedure for extracting the non-physical RLGC model for single transmission lines 
can be summarized as follows: 
Step 1) Consider a lossless transmission line. Find the expression of the 
characteristic impedance and phase velocity of the lossless RLGC model 
in terms of the per-unit-length capacitance and inductance. 
Step 2) Obtain the general lossy RLGC model for lossy transmission lines by 
adding the per-unit-length resistance and conductance. 
 152
Step 3) Substitute the per-unit-length capacitance and inductance with their 
associated impedance and admittance for the lossy RLGC model in the 
characteristic impedance expression. The associated impedance 
becomes Req+jω⋅Leq, and the associated admittance becomes 
Geq+jω⋅Ceq. Then, the expression for the characteristic impedance of the 
lossy transmission line can be extracted.  
Step 4) In non-physical RLGC models, the lossy and lossless transmission lines 
have identical expressions for characteristic impedance and phase 
velocity. Therefore, from the expression for the characteristic impedance 
of the lossy transmission line, Req = α⋅Z0 and Geq = α/Z0, where α is the 
attenuation constant in Np/m and Z0 is the characteristic impedance.  
The four steps described above have been extended for developing non-physical RLGC 
models for coupled lines. 
5.1.4.2. Step 1: RLGC models for lossless symmetric coupled lines 
     Based on the non-physical RLGC model extraction procedure, the lossless RLGC 
























Figure 5.4   RLGC model for symmetric lossless coupled lines. 
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In the figure, L and C are the self inductance and capacitance, respectively, and Lm and 
Cm are the mutual inductance and coupling capacitance of the coupled lines, 
respectively. Then, the characteristic impedance and phase velocity of the lossless 
coupled line can be obtained using the equivalent circuits in Figure 5.5. 
 













































          
                                       (a)                                                           (b) 
Figure 5.5   (a) Even-mode equivalent circuit and (b) odd-mode equivalent circuit for 
symmetric lossless coupled lines. 
 
     For the even mode excitation, since the same voltage is applied to the two signal 
lines, there is no electric field between the two conductors and hence the coupling 
capacitance is removed. In addition, since the currents of the two signal lines flow in the 
same direction, the magnetic fields rotate in the same direction thereby increasing the 
inductance, as shown in Figure 5.5(a). For the odd mode excitation, since opposite 
voltages are applied to the two signal lines, the coupling capacitance doubles, as shown 
in Figure 5.5(b). In addition, the current in the two signal lines flow in opposite directions 
thereby decreasing the inductance. Then, from the equivalent circuits in Figure 5.5, the 
characteristic impedance and phase velocity of even and odd mode excitations can be 
written as: 
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                                                                                        (5.3) 
 
 
where Z0e and Z0o are the even- and odd-mode characteristic impedance, and Vpe and 
Vpo are the even and odd-mode effective phase velocities of lossless symmetric coupled 
lines, respectively. 
5.1.4.3. Step 2: RLGC models for lossy symmetric coupled lines 
     The next step is to compute the characteristic impedance of lossy coupled lines by 
substituting the inductance and capacitance with their associated impedance and 
admittance. The general coupled-line RLGC model for lossy symmetric coupled lines is 






























































5.1.4.4. Step 3: Extraction of the characteristic impedance of lossy symmetric 
coupled lines 
     By substituting the inductance and capacitance with their associated impedance and 
admittance in the characteristic impedance equation, the even and odd-mode 
characteristic impedance and phase velocity of symmetric lossy coupled lines can be 
written as: 
 
                                         
    (5.4) 
 
 
where Z0e and Z0o are the even- and odd-mode characteristic impedance, Vpe and Vpo 
are the even- and odd-mode phase velocity, respectively.  
5.1.4.5. Step 4: Extraction of resistance and conductance 
     From Equation (5.4), the following relationships can be obtained for extracting the 
resistance and conductance.  
 
                                                                             (5.5) 
 
where αe is the even-mode attenuation constant in NP/m and αo is the odd-mode 
attenuation constant in Np/m. 
5.1.4.6. Non-physical RGLC models for symmetric coupled lines 
    From Equation (5.3) and (5.5), using the even- and odd-mode characteristic 
impedances, phase velocities and losses, the non-physical RLGC model for symmetric 



































































     (5.6) 
 
 
From Maxwell’s equations, L, C, Lm and Cm are the same as those of physical RLGC 
models for coupled lines. The R, L, G, C matrices of symmetric coupled lines can then 
be expressed as: 
 
                                                                               (5.7) 
 
The frequency-dependent R, L, G, C matrices in Equation (5.7) can be simulated using 
tabular W-element models in Hspice. 
5.1.5. Time-domain Model-to-Hardware correlation 
     The accuracy of the proposed TDR characterization method and non-physical RLGC 
models for coupled lines has been evaluated using TDR measurements. The measured 
characteristic impedance and propagation constant for symmetric coupled lines shown in 
Equation (5.1) and (5.2) were simulated using the non-physical RLGC model, described 
in Equation (5.6) and (5.7). The coupled line in Figure 5.1 had the following RLGC 
parameters, which were extracted directly from measurements: 
      L =  352.28  nH/m,  C = 72.73    pF/m 
      R = mfe /910/55.877 Ω⋅ , G= mSfe /910/176.0 ⋅  
      Lm = 44.9  nH/m ,    Cm = 5.27 pF/m           (5.8) 
      Rm = mfe /910/15.85 Ω⋅ ,  Gm = mSfe /910/019.0 ⋅  

































































































































compared with TDR measurements in Figure 5.7. The simulation results show good 
correlation with the even- and odd-mode TDR measurements, demonstrating the 
accuracy of the extracted data and the non-physical RLGC model in Equation (5.6).  
 















































Figure 5.7   Comparison between simulation and TDR measurement for (a)  even- 
mode and (b) odd-mode. 
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     The extracted data in Equation (5.1) and (5.2) and the non-physical RLGC model in 
Equation (5.6) and (5.7) were also applied for single line excitation, as shown in Figure 
5.8. With only ch1 excited using a step pulse, ch1 and ch2 were used to measure the 
reflected and crosstalk signals. The measured waveforms for the single line excitation 
have also been compared to simulations, as shown in Figure 5.9. The simulations and 
measurements show good correlation, further verifying the accuracy of the extracted 
data and non-physical RLGC model for coupled lines. The small difference in Figure 
5.9(b) was due to the imperfect open termination. 




















Figure 5.8   Single-line excitation of microstrip coupled lines. 
 















































Figure 5.9   Comparison between simulations and TDR measurements for coupled line with 
single excitation. (a) ch1 and (b) ch2. 
        
5.1.6. Co-planar coupled lines 
     Co-planar coupled lines were also fabricated, measured and characterized using 
















Figure 5.10   Fabricated co-planar coupled lines. 
 
The coupled lines in Figure 5.10 do not have via connections. Instead, they have ground 
lines next to signal lines. The dielectric sheet was a polyimide film with 2 mils in 
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thickness (Upilex from UBE Industries, LTD), which has a dielectric constant of 3.2 and a 
loss-tangent of 0.0023. The metal thickness was 18um, the two signal conductors had a 
metal width of 3 mils, the gap between metal was 3 mils, and the length of coupled lines 
was 2 inches. The even- and odd-mode TDR measurements of the coupled line are 
shown in Figure 5.11. Using the in-situ TDR characterization method, the even- and odd-
modes of the coupled line were characterized, which yielded the following parameters: 
                          
 
         (5.9) 
 
           
 
Then, using Equation (5.9) along with the non-physical RLGC model described in 
Equations (5.6) and (5.7), the coupled line in Figure 5.10 can be simulated using Hspice 
W-element Tabular models. The RLGC parameters for the co-planar lines are as shown 
below: 
      L =  418.39  nH/m,   C = 57.16    pF/m 
      R = mfefe /910/1.277910/19.151 Ω⋅+⋅                                 (5.10) 
      G= mSfefe /2.92/)910/3910/2( ⋅+⋅  
      Lm = 67.55  nH/m,   Cm = 7.84   pF/m 
      Rm = mfefe /910/5.0910/21.33 Ω⋅−⋅   
      Gm = mSfefe /910/012.0910/0014.0 ⋅+⋅  
The simulation results have been compared to TDR measurements in Figure 5.11, 




























































































Figure 5.11   Comparison between simulations and TDR measurements for (a) the even- 
mode and (b) odd-mode of the coupled line in Figure 5.10. 
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Similar to Figure 5.8, a single line excitation was also applied to the co-planar coupled 
line in Figure 5.10. The measurement and simulation results have been compared in 
Figure 5.12. The simulation and measurement results for single line excitation also show 
good correlation in Figure 5.12, verifying the accuracy of the extracted data and the non-
physical RLGC model for coupled lines. 
 

















































Figure 5.12   Comparison between simulations and TDR measurements of single-line 
excitation for the coupled line in Figure 5.10. (a) ch1 and (b) ch2. 
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5.1.7. Non-physical RLGC models for silicon coupled lines with slow-wave mode 
     Similar to the co-planar lines on silicon substrate described in Chapter 4, the loss 
effect due to silicon substrate can be included in the non-physical RLGC models for 
coupled lines in Figure 5.6, as shown in Figure 5.13. In Figure 5.13, Gd represents the 
loss due to the electric field inside the silicon substrate, as explained in Chapter 4. In 
Figure 5.13, Gd can be frequency-dependent and complex, but a real-valued Gd showed 
good correlation with measurements, as described in Chapter 4 for the low resistivity 
silicon substrate. Then, assuming a real-valued Gd, non-physical RLGC models for 
symmetric coupled lines on silicon substrate can be expressed as shown in Equation 
(5.11). The parameters can be simulated with the RLGC matrices in Equation (5.7) using 
Hspice W-element Tabular models. 
 




































Figure 5.13   Non-physical RLGC models for symmetric lossy coupled lines on high-loss 






















































































5.1.8. Non-physical RLGC models for asymmetric coupled lines on board 
     Non-physical RLGC models for asymmetric coupled lines can also be extracted using 
the non-physical RLGC model extraction procedure. First, consider lossless asymmetric 
coupled lines. The even- and odd-mode characteristic impedances and phase velocities 
can be expressed in terms of the capacitance and inductance. Then, using the RLGC 
models of lossy asymmetric coupled lines in Figure 5.14, the even- and odd-mode 
characteristic impedance and phase velocity of lossy asymmetric coupled lines can be 
obtained by replacing the inductance and capacitance with their associated impedance 
and admittance. Finally, the relationship between the resistance and conductance can 































Figure 5.14   General RLGC model for asymmetric lossy coupled lines. 
 
     Then, non-physical RLGC models for lossy asymmetric coupled lines as shown in 
Figure 5.14 can be derived, which consist of the even- and odd-mode characteristic 
impedances, phase velocities and losses which can be measured using TDR 













where Z0e1 is the port1 even-mode characteristic impedance, Z0e2 is the port2 even-
mode characteristic impedance, Z0o1 is the port1 odd-mode characteristic impedance, 
Z0o2 is the port2 odd-mode characteristic impedance, Vpe1 is the port1 even-mode phase 
velocity, Vpe2 is the port2 even-mode phase velocity, Vpo1 is the port1 odd-mode phase 
velocity, Vpo2 is the port2 odd-mode phase velocity, αe1 is the port1 even-mode 
attenuation constant, αe2 is the port2 even-mode attenuation constant, αo1 is the port1 
odd-mode attenuation constant and αo1 is the port1 odd-mode attenuation constant in 
NP/m. In Equation (5.12), Lm12 = Lm21 = Lm; Cm12 = Cm21 = Cm; Rm12 = Rm21 = 
Rm; and Gm12 = Gm21 = Gm. According to Maxwell’s equations, L1, C1, L2, C2, Lm 
and Cm are the same as those of physical RLGC models. The R, L, G, and C matrices 
of lossy asymmetric coupled lines can then be expressed as: 
 
                                                         (5.13) 
 
The frequency-dependent R, L, G, and C matrices in Equation (5.13) can be simulated 


































































































































































































































































5.2. Differential transmission lines 
     Differential lines are characterized using TDR measurements in this section. 
Differential lines are coupled lines where only the odd-mode excitation is used. Since 
differential lines require two conductors for each signal, differential lines are not efficient 
for high-density interconnection schemes. However, differential lines work well in the 
presence of noise [E1]. 
5.2.1. Fabricated differential lines 
     Dimensions of differential lines fabricated at the Packaging Research Center are 
shown in Figure 5.15. Differential lines were patterned on one side of an LCP (Liquid 
Crystal Polymer) dielectric sheet which had a thickness of 2 mils. The other side of the 



















Figure 5.15   Fabricated differential lines and measurement setup. 
 
The width and length of the signal conductors were 3 mils and 2000 mils, respectively. A 
GSSG microprobe with a pitch of 150um was used for measurement. The bottom metal 
layer was a floating metal whose electrical potential was not defined. The differential line 
in Figure 5.15 was fabricated with the same dimension and material as the coupled line 
in Figure 5.1 except for the ground pads and vias. 
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5.2.2. Even and odd mode TDR measurements 
     The even and odd modes of the differential line in Figure 5.16 were measured using 
a method similar to the coupled line measurements in Figure 5.1.  
 


















































Figure 5.16   Comparison between the coupled line in Figure 5.1 and differential line in 
Figure 5.15 for the (a) even-mode and (b) odd-mode. 
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The measured waveforms are shown in Figure 5.16 with the measured waveforms of the 
coupled line in Figure 5.1. For the odd mode, the differential line in Figure 5.15 shows 
the same waveform as the coupled line in Figure 5.2. However, for the even mode, the 
differential line has a very different behaviour from the coupled line. This is because the 
even mode of the differential line has no ground return conductor.  
5.2.3. Non-physical RLGC models for differential lines 
     Since differential lines are coupled lines where only the odd-mode excitation is used, 
the non-physical RLGC models for coupled lines in Equation (5.6) and (5.7) can be also 
used for differential lines. Since the differential line in Figure 5.15 only uses the odd 
mode, the even-mode of the differential line is not used. Therefore, using the non-
physical RLGC model for coupled lines in Equation (5.6), numerous non-physical RLGC 
models for the differential line are possible with different even modes. For example, the 
even mode can be made equal to the measured odd mode to reduce the number of 
measurements. The coupled line model in Equation (5.8) can also be used for the 
differential line since the odd-mode is the same. The simulation results and 
measurements using Equation (5.8) are shown in Figures 5.7 and Figure 5.16  
     While the fabricated differential line in Figure 5.15 had a bottom metal layer, 
differential lines without the bottom metal layer can be characterized using a method 
similar to the fabricated differential line. First, measure the odd mode of differential lines 
without the bottom metal layer and extract the characteristic impedance and propagation 
constant of the odd mode. Second, since the even mode of the differential lines is not 
used, the even mode can be assumed to be the same as the odd mode. Then, the non-
physical RLGC model for the differential lines can be obtained by applying the even and 




5.3. Multi-conductor transmission lines 
       The TDR characterization method and non-physical RLGC models can be extended 
to general lossy (n+1)-conductor transmission lines. In this section, the characterization 
and modeling of general lossy (n+1)-conductor transmission lines are discussed using 
the example of a (3+1)-conductor transmission line. Two-conductor transmission lines 
represent single transmission lines which have one signal conductor and one ground 
plane. Three-conductor transmission lines are coupled lines which have two signal 
conductors above a ground plane. Similarly, (3+1)-conductor transmission lines have 
three signal conductors above a ground plane, and (n+1)-conductor transmission lines 
have n-signal conductors above one ground plane. It is important to note that the ground 
conductor of (n+1)-conductor transmission lines is not a floating metal, but is connected 
to the ground of the n signal sources. As an example, a symmetric (3+1)-conductor 










Figure 5.17   Symmetric (3+1)-conductor transmission lines. 
 
5.3.1. Modes of (n+1)-conductor transmission lines 
     First, the modes of (n+1)-conductor transmission lines are considered for 
characterizing (n+1)-conductor transmission lines using TDR measurements and for 
developing non-physical RLGC models. The (n+1)-conductor transmission lines have  
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2n-1 modes. For example, single transmission lines have one mode, coupled lines have 
two modes, and (3+1)-conductor transmission lines have four modes. The modes of 
(3+1)-conductor transmission lines are shown in Figure 5.18. In Figure 5.18, ‘e’ stands 
for even and ‘o’ stands for odd mode. S1, S2 and S3 are the sources in Figure 5.17 with 



















Figure 5.18   Modes of (3+1)-conductor transmission lines. 
 
5.3.2. TDR measurements of (n+1)-conductor transmission lines 
     The accurate TDR characterization of (n+1)-conductor transmission lines requires n-
channel TDR equipment. Each channel represents a TDR source for (n+1)-conductor 
transmission lines. For example, (3+1)-conductor transmission lines require three-
channel TDR equipment. Then, the ‘eee’ mode in Figure 5.18 can be measured using 
the same polarity step pulse source. The ‘eeo’ mode can be measured with S1 and S2 in 
the positive polarity and S3 in the negative polarity. The other modes can also be 
measured using 3-channel TDR equipment in a similar way. Among the 2n-1 modes of 
(n+1)-conductor transmission lines, n-mode TDR measurements are required to find all 
the parameters of non-physical RLGC models for (n+1)-conductor transmission lines. 
For (3+1)-conductor transmission lines, three modes in Figure 5.18 need to be 
measured. Since each channel is a TDR waveform for a mode, a total of nine TDR 
waveforms can be measured using the three-channel TDR equipment for (3+1)-
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conductor transmission line. 
5.3.3. Extraction of the characteristic impedance and propagation constant  
     From each TDR waveform, the characteristic impedance and propagation constant of 
each mode can be extracted using the in-situ TDR characterization method described in 
Chapter 3. In Figure 5.19, the characteristic impedance and propagation constant of 
each mode is shown. In Figure 5.19, γ = α+j⋅β, where α is the attenuation constant and β 
is the phase constant, and β=ω/Vp, where ω is the angular frequency and Vp is the 
phase velocity. 






Z0eee2, γeee2 Z0eee3, γeee3
Z0eeo1, γeeo1 Z0eeo2, γeeo2 Z0eeo3, γeeo3
Z0eoe1, γeoe1 Z0eoe2, γeoe2 Z0eoe3, γeoe3
Z0eoo1, γeoo1 Z0eoo2, γeoo2 Z0eoo3, γeoo3
 
Figure 5.19   Characteristic impedance and propagation constant of (3+1)-conductor               
transmission lines 
 
5.3.4. Non-physical RLGC models for (n+1)-conductor transmission lines 
     In this section, based on the non-physical RLGC model extraction procedure in 
Section 5.1.4.1, non-physical RLGC models for (n+1)-conductor transmission lines are 
developed for simulating (n+1)-conductor transmission lines. 
5.3.4.1. Step 1: RLGC models for lossless (n+1)-conductor transmission lines 
      According to the non-physical RLGC model extraction procedure, lossless (n+1)-
conductor transmission lines can be considered fisrt. For example, the RLGC model of 
lossless (3+1)-conductor transmission line is shown in Figure 5.20.  
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Figure 5.20   RLGC model of lossless (3+1)-conductor transmission lines. 
 
For extracting the characteristic impedance and phase velocity of the lossless (3+1)-
conductor transmission line, the equivalent circuits in Figure 5.21 can be derived from 





































Figure 5.21   Equivalent circuits of lossless (3+1)-conductor transmission lines. 
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Then, from the lossless RLGC model, the characteristic impedance and phase velocity 










































































































































































































































Figure 5.23   General RLGC model of (3+1)-conductor transmission lines. 
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5.3.4.2. Step 2: RLGC models for lossy (n+1)-conductor transmission lines 
     Next, the characteristic impedance of a lossy (n+1)-conductor transmission line can 
be extracted. The RLGC model of lossy (n+1)-conductor transmission lines can be 
obtained by inserting the resistance and conductance to the lossless RLGC model. For 
example, the RLGC model of lossy (3+1)-conductor transmission line is shown in Figure 
5.23. 
5.3.4.3. Step 3:  Extraction of Z0 of lossy (n+1)-conductor transmission lines 
     The characteristic impedance of lossy (n+1)-conductor transmission line can be 
extracted by changing the inductance and capacitance to their associated impedance 
and admittance, respectively. For (3+1)-conductor transmission lines, the first three 
modes of Figure 5.18 can be used for extracting the non-physical RLGC model in Figure 
5.23. Then, the characteristic impedance of lossy (3+1)-conductor transmission line can 


















































































































5.3.4.4. Step 4: Extraction of the resistance and conductance 
     From the characteristic impedance, the resistance and conductance can be 
extracted. For example, the following relationships can be obtained from Equation (5.14) 
for (3+1)-conductor transmission lines: 
 
 





5.3.4.5. Non-physical RLGC models for (n+1)-conductor transmission lines 
     Finally, the RLGC parameters of (n+1)-conductor transmission lines can be extracted 
using the relationship of characteristic impedance and phase velocity in Step 1 and Step 
4. For (3+1)-conductor transmission lines, the inductance and capacitance for the (3+1)-





          (5.16) 
 
































































































































































































































































































































































































































































































Equation (5.16) and (5.17) are the parameters of the non-physical RLGC model of the 
(3+1)-conductor transmission line. The (3+1)-conductor transmission line has the R, L, G 
and C matrices in the following forms, which can be simulated in Hspice: 
 
 





     All the inductances, capacitances, resistances and conductances of the non-physical 
RLGC model of (n+1)-conductor transmission line can be extracted using a similar 
procedure. The non-physical RLGC parameters of (n+1)-conductor transmission lines 


























































































5.3.5. Non-physical RLGC models for (n+1)-conductor silicon transmission line 
with slow-wave mode 
     Similar to the co-planar lines on silicon substrate in Chapter 4, the loss effect due to 
the silicon substrate can be included in the non-physical RLGC models for (n+1)-
conductor transmission lines. For example, the non-physical RLGC model of (3+1)-
conductor silicon lines with a slow-wave mode is shown in Figure 5.24. In the figure, Gd 




























Figure 5.24   Non-physical RLGC model for (3+1)-conductor silicon lines on high-loss 

































































































































































As mentioned before, Gd can be frequency-dependent and complex, but real-valued Gd 
shows good correlation with measurements, similar to the low-resistivity silicon substrate 
in Chapter 4. Then, assuming a real-valued Gd, non-physical RLGC models for (3+1)-
conductor silicon lines with slow-wave mode can be expressed as shown in Equation 
(5.20). The parameters can be simulated with the RLGC matrices in Equation (5.18) 
using Hspice W-element Tabular models. 
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5.3.6. Simulation of (3+1)-conductor transmission lines 
     As an example, the following (3+1)-conductor transmission line in Figure 5.25 was 
simulated for demonstrating the stability of Equations (5.16) and (5.17). First, the 
inductance and capacitance were extracted using the 2D-parameter extractor in Hspice. 
Based on Maxwell’s equations, the inductance and capacitance from the 2D-parameter 
extractor must be the same as those of the non-physical RLGC models. 
 




εr=3.8, tanδ = 0.02
3mils 6mils 3mils 6mils 3mils
 
Figure 5.25   Cross-section of the simulated (3+1)-conductor transmission line. 
 
     The 2D-parameter extractor in Hspice yielded the following inductance and 
capacitance matrices for the (3+1)-conductor transmission line in Figure 5.25. 
           
 
          (5.21) 
 
 
Then, the inductance and capacitance in Equation (5.21) were applied to Figure 5.22 to 
obtain the characteristic impedance and phase velocity of the (3+1)-conductor 
transmission line. In this example, the attenuation constant of the (3+1)-conductor 
transmission line was simulated using α = 13/10e9*f NP/m for all the attenuation 
















































model of the (3+1)-conductor transmission line in Figure 5.25 can be obtained using 
Equation (5.16) and (5.17) as follows:  
     L1 = 2.98e-7  H/m,   L2 = 2.97e-7  H/m,  L3 = 2.98e-7  H/m 
     L12=L21=2.60e-8 H/m,  L13=L31 =6.82e-9  H/m 
     L23=L32=2.60e-8 H/m                   (5.22) 
     C1 = 95.43 pF/m, C2 = 93.24 pF/m,  C3 = 95.43 pF/m 
     C12=C21 = 2.73 pF/m, C13=C31=4.44 pF/m,  
     C23=C32=2.73 pF/m 
     R1 = 54.6٠(13/10e9*f)  Ω/m, R2=54.8٠(13/10e9*f)  Ω/m, R3=54.6٠(13/10e9*f)  Ω/m 
     R12=R21=3.3٠(13/10e9*f)  Ω/m, R13=R31=0.75٠(13/10e9*f)  Ω/m 
     R23=R32=1.16٠(13/10e9*f)  Ω/m 
     G1 = 0.017٠(13/10e9*f)  S/m, G2 = 0.016٠(13/10e9*f)  S/m 
     G3=0.017٠(13/10e9*f)  S/m, G12=G21=1.1e-3٠(13/10e9*f)  S/m 
     G13=G31=0.22e-3٠(13/10e9*f)  S/m, G23=G32=0.32e-3٠(13/10e9*f)  S/m 
The (3+1)-conductor transmission line was simulated with a step source with 30ps 
risetime and 0.25V amplitude using the circuit in Figure 5.26.  
 












Figure 5.26   Simulated circuit for the (3+1)-conductor transmission line. 
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The (3+1)-conductor transmission line had open terminations, and the length was 2 
inches. The simulation results are shown in Figure 5.27. The reflected signal by the 
(3+1)-conductor transmission line was simulated in Ch1, and the cross-talk signals were 
simulated in Ch2 and Ch3. 
 
                         




















Figure 5.27   Simulated waveforms for the (3+1)-conductor transmission line in Figure 5.25. 
 
5.3.7. Simulation of (64+1)-conductor transmission lines 
     (64+1)-conductor transmission lines are used for 64-bit parallel data or register buses 
in computer systems. In this section, (64+1)-conductor transmission lines are simulated 
after deriving non-physical RLGC models for (64+1)-conductor transmission lines based 
on the non-physical RLGC models extraction procedure. Since the non-physical RLGC 
models for (64+1)-conductor transmission lines are too complex and long, the equations 
are not shown. Instead, the algorithm to generate the non-physical RLGC models for 
(64+1)-conductor transmission lines is available in an Appendix. 
     The cross-section of the simulated (64+1)-conductor transmission line is shown in 
Figure 5.28. The inductance and capacitance of the transmission line in Equation (5.26) 
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were computed using the Hspice 2D parameter extractor. Mutual capacitance and 
inductance were considered up to two adjacent conductors, neglecting the other mutual 
capacitance and inductance. The loss was assumed to be similar to that of the APPE 

















Figure 5.28   Cross-section of simulated (64+1)-conductor transmission lines. 
 
                    
 
                      (5.23) 
 








In this simulation, the non-physical RLGC parameters were assumed to be the following: 
           L1 = L3 = ….   = Ln 
           L12 = L21 = L23 = L32 = ……  Ln(n-1) = L(n-1)n 
           R1 = R3 = …   = Rn 
           R12 = R21 = R23 = R32 = ……  Rn(n-1) = R(n-1)n                               (5.24) 
           C1 = C3 = …  = Cn 
           C12 = C21 = C23 = C32 = …… Cn(n-1)= C(n-1)n 
           G1 = G3 = … = Gn 




















The inductance and capacitance were used to compute the mode characteristic 
impedance of the transmission line, and the non-physical RLGC model for the (64+1)-
conductor transmission line in Figure 5.28 was extracted with the attenuation constant in 
Equation (5.23). The RLGC matrices in Equation (5.19) consisting of the parameters in 
Equation (5.23) and (5.24) were extracted and simulated using W-element tabular 
models in Hspice. 
     The circuit simulated using the (64+1)-conductor transmission line and 3pF load 
capacitors is shown in Figure 5.29. In the figure, all the near ends of the transmission 
line, which were from ch1 to ch64, were terminated using 50 ohms, and all the far ends 
from  ch65 to ch128 were terminated using 3pF capacitors. A 5GHz clock signal with a 
risetime of 20ps and amplitude of 1V was the source located at ch30 to excite the 
(64+1)-conductor transmission line with a length of 2 inches. The simulation results are 
shown in Figure 5.30. Figure 5.30(a) shows the near-end waveform for the 5GHz input 
signal, and Figure 5.30(b) shows the far-end waveform. Near-end cross-talk waveform 
was simulated in Ch31 and Ch32, and far-end cross-talk waveform was simulated in 
Ch95 and Ch96. These simulations show the stability of non-physical RLGC models, 
































Figure 5.29  (64+1)-conductor transmission line with 3pF load capacitors. 
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                  (b) 
Figure 5.30   Simulation results of the (64+1)-conductor transmission line with 3pF load 




5.3.8. Characterization of (n+1)-conductor transmission lines using two-channel 
TDR measurements 
     Since (n+1)-conductor transmission lines require n-channel TDR probes for extracting 
non-physical RLGC models, it is almost impossible to measure (n+1)-conductor 
transmission lines for n ≥ 3. Since microprobes and TDR heads for two-channel TDR 
measurements are commercially available, a technique to characterize (n+1)-conductor 
transmission lines using two-channel TDR measurements has been discussed in this 
section. The technique has been developed under the assumption that mutual 
inductance and capacitance except adjacent conductors are negligible. This assumption 
is a good approximation for planar (n+1)-conductor transmission lines such as in Figure 
5.28 since adjacent conductors block the electric fields from the remaining conductors. 
Since most digital systems use planar (n+1)-conductor transmission lines for 16- or 32-
bit data or address buses, this approximation can be applied for high-speed interconnect 
design and simulation. Then, the RLGC matrices of (n+1)-conductor transmission lines 





                                            (5.25) 
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2.60e − 8    2.97e − 7
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95.97e −12
−2.73e −12    98.7e −12











  F /m
           L2 = L3 = ….   = L(n-1) 
           L12 = L21 = L23 = L32 = ……  Ln(n-1) = L(n-1)n 
           R2 = R3 = …   = R(n-1) 
           R12 = R21 = R23 = R32 = ……  Rn(n-1) = R(n-1)n                               (5.26) 
           C2 = C3 = …  = C(n-1) 
           C12 = C21 = C23 = C32 = …… Cn(n-1)= C(n-1)n 
           G2 = G3 = … = G(n-1) 
           G12 = G21 = G23 = G32 = …… Gn(n-1)= G(n-1)n 
Although L1 can be slightly different from L2 for (n+1)-conductor transmission lines due 
to the fringing field, setting L1≈L2≈Ln is a good approximation if L12 ≤ L1/10. For the 
same reason, C1 ≈ C2 ≈ Cn, R1 ≈ R2 ≈ Rn and G1 ≈ G2 ≈ Gn. Then, L1, L12, R1, R12, 
C1, C12, G1, and G12 can approximately be characterized from conductors 1 and 2 with 
the other conductors floating, using the method for symmetric coupled lines.  
     The (3+1)-conductor transmission line in Figure 5.25 was simulated for comparison. 
The parameters in Equation (5.27) were simulated and compared to Equation (5.21). 
The simulation results using Equation (5.27) are shown in Figure 5.31. The simulation 
results in Figure 5.31 are very similar to the waveforms in Figure 5.27 implying that 




                                    
         (5.27) 
                 α = 13/ 10e9⋅ f   Np/m    for all α  
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Figure 5.31   Simulated waveforms of the (3+1)-conductor transmission line by neglecting 
mutual inductance and capacitance except for adjacent conductors. 
 
5.3.9. Signal integrity chart 
     Based on the investigation on transmission lines in this chapter, the following chart in 
Figure 5.32 has been obtained. The chart shows the controllability of the impedance of 
the corresponding structures. ‘Controllable’ means that electromagnetic fields are 
confined inside the structures and therefore the impedance of the structures can be 
changed by changing the dimension of the structures. On the contrary, ‘uncontrollable’ 
means that electromagnetic fields are not confined inside the structures and therefore 
the impedance of the structures cannot be controlled by changing the dimension of the 
structures. The structures with controllable impedance have better signal integrity since 
all the electromagnetic signals are controllable. In order to design high-speed digital 




with a ground plane
Multi-conductor TL
with a floating plane
Multi-conductor TL















Figure 5.32   Impedance controllability (signal integrity) chart. 
 
The best structure for signal integrity is multi-conductor transmission lines with a ground 
plane, according to Figure 5.32. A ground plane is a metal plane below signal lines to 
which the ground of signal sources is connected. Therefore, high-speed interconnections 
such as processor-memory interconnect should be designed using multi-conductor 
transmission lines with a ground plane. If high-speed interconnections do not use even-
mode propagation or if high-speed interconnections are differential lines, multi-conductor 
transmission lines with a floating plane show the same performance as multi-conductor 
transmission lines with a ground plane. A floating plane is a metal plane below signal 
lines to which the ground of signal sources is not connected. The differential lines 
without a floating plane have a little worse signal integrity than the differential lines with a 
floating plane since outside electromagnetic fields can induce noise. Vias can be also 
considered as vertical multi-conductor transmission lines. Therefore, the same 
explanation can also be applied to vias. To improve signal integrity, ground vias must be 
placed close to signal vias to form vertical transmission lines [E3][E4]. 
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5.4. Summary 
     In this chapter, the TDR characterization technique for transmission lines described in 
Chapter 3 has been extended to multi-conductor transmission lines. Coupled lines were 
fabricated and characterized using TDR measurements yielding the even- and odd-
mode characteristic impedance and propagation constant for coupled lines. Non-
physical RLGC models for coupled lines were then developed and used for simulation 
with the extracted data from TDR measurements. The simulation showed good 
agreement with time-domain measurements, showing the accuracy of the extracted data 
and non-physical RLGC model. Differential lines were also fabricated and characterized 
using TDR measurements. Differential lines are coupled lines where only the odd-mode 
excitation is used. Non-physical RLGC models for coupled lines on silicon substrate, 
asymmetric coupled lines, (3+1)-conductor transmission lines and (64+1)-conductor 
transmission lines were derived and simulated showing good stability. Finally, the 
method for characterizing (n+1)-conductor transmission lines using two channel TDR 





















     This chapter discusses the effect of the assembled wafer-level package and 
interconnect transition on gigabit data transmission. The test vehicle in Chapter 1 
consisting of a coplanar silicon transmission line, two transmission lines on board and 
assembled wafer level package was used for evaluation. In Chapter 3, for board 
transmission lines, six board materials consisting of Ciba thin film, Vialux (Dupont), FR4, 
Hitachi MCL-LX67, Nelco N4000-12, and APPE were compared to investigate the effect 
of board material on signal propagation. APPE had the lowest transmission loss 
amongst them. In Chapter 4, silicon substrates with 100 Ω-cm and 2000 Ω-cm resistivity 
were compared for investigating the effect of silicon substrate on signal propagation. 
Silicon substrate with 100 Ω-cm resistivity had higher loss due to the slow-wave 
propagation effect. For assembling the wafer-level package, solder bumps with 50um 
diameter and 100um pitch were used, and the effect of parasitic capacitance from the 
solder bumps on signal propagation is investigated in this chapter. This chapter 
concludes that better signal integrity cannot be achieved only by using lower loss 
material, but also requires low parasitic capacitance for signal transmission from the chip 
to the board. The minimum parasitic capacitance required for data transmission has 
been quantified in this chapter which can lead to the optimization of the wafer level 
package assembly process.  
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6.1. Wafer-level package test vehicle 
     The test vehicle used in this dissertation consists of two Printed Wiring Board (PWB) 
transmission lines, a silicon transmission line, and solder bumps with 50um diameter 
and 100um pitch, as shown in Figure 6.1. The goal is to transmit a 5Gbps signal, 
consistent with the ITRS roadmap in 2005 for microprocessors, through the 
interconnection structure and receive it at the far end with minimum degradation. As 
discussed in Chapter 1, the PWB transmission lines used were coplanar lines with a 
center conductor of width 2.5 mils and conductor gap of 2.5 mils. The length of each 
PWB line was 2.5 cm. Various PWB materials were evaluated as the dielectric for the 










tr = tf = 20ps
Rs = 50 ohm
 
 
Figure 6.1   Test vehicle for wafer-level package on integrated board. 
 
The silicon transmission lines used were also coplanar lines with a center conductor of 
width 1 mil, gap of 1 mil and length of 1mm. The silicon substrates with resistivity of 100 
Ω-cm and 2000 Ω-cm were evaluated and compared for signal transmission in Chapter 
4. The vertical dimension of the transmission line on the 2000 Ω-cm resistivity silicon 
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substrate had 0.2um thickness Au, 3um thickness Cu, 0.2um thickness Ti, and 1um 
thickness SiO2 on the silicon substrate with 500um thickness. The coplanar silicon line 
was patterned using the Au-Cu-Ti layers. The silicon and PWB transmission lines were 
connected through solder bumps with 50um diameter and 100um pitch.  
 
6.2. Modeling of Solder Bumps 
     In this section, the solder bumps of the wafer-level package test vehicle in Figure 6.1 
have been analytically modeled. Analytical models have been compared to HFSS (High 
Frequency Structure Simulator) and measurement results. 
6.2.1 Analytical models 
     Solder bumps can be modeled as shown in Figure 6.2. The model in Figure 6.2(a) is 
a general equivalent circuit for two parallel solder bumps, and the model in Figure 6.2(b) 
is a solder bump model with ground and signal assignments. In the figure, Lself is the self 
inductance of the solder bumps, and Cground is the capacitance between the solder 
bumps and ground. Lmutual and Cmutual are the mutual inductance and capacitance, 
respectively. In Figure 6.2, Rball is the static resistance of each solder bump. Mutual 
inductance and capacitance are related to transverse electromagnetic (TEM) fields 
between the two solder bumps, Lself and Cground are related to electromagnetic fields 
existing between each solder bump and ground. The self-capacitance of the solder 
bumps is Cself = Cground + Cmutual. In [F1], filp-chip solder bumps with 125um diameter, 
250um pitch and 75um height from Unitive Inc. have been characterized using a 
Network Analyzer. The solder bumps had a self-inductance of 98pH, mutual-capacitance 
of 7fF, self-capacitance of 2pF and inductance coupling coefficient of 0.001. Similar to 
the parallel solder bumps in Figure 6.2, the solder bumps of the test vehicle in Figure 6.1 
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can be modeled as shown in Figure 6.3. The underfill in Figure 6.3 had the same 
















                                      (a)                                                                        (b) 
Figure 6.2   Solder bump models for (a) two parallel solder bumps and (b) ground-signal solder 












Figure 6.3   Solder bump model for the wafer-level package test vehicle. ‘G’ stands for Ground 



















6.2.1.1 Extraction of self inductance and capacitance 
     The self inductance of the solder bumps in Figure 6.3 can be extracted using 
Bogatin’s simplified formula [F2], as shown below: 
                                                                           (6.1) 
 
where d  is the pitch of the two solder bumps, a is the radius of each solder bump and h 
is the height, as shown in Figure 6.3. Then, the self inductance Lself in Figure 6.3 
becomes 13.6 pH.  
     The self capacitance of the solder bumps in Figure 6.3 depends on the geometry of 
the solder bumps and ground. There is no general relationship between the self-
capacitance and the geometry of the solder bumps except for the parallel plate 
capacitance relationship. In this chpater, the self-capacitance was extracted based on a 
previously published result on solder bumps, as discussed in [F1]. In [F1], the flip-chip 
solder bumps with 125um diameter and 250um pitch from Unitive Inc. had a self-
capacitance of 2pF. Since the self-capacitance is proportional to area, the self-
capacitance of the solder bumps with 50um diameter and 100um pitch is expected to be 
~0.32pF.  
6.2.1.2 Mutual inductance and capacitance 
     The mutual inductance and capacitance of the solder bumps in Figure 6.3 can be 
modeled as a transmission line since the current flow through the solder balls is similar 
to a transmission line. For simplicity, the solder balls were assumed to be circular 
cylinders, as shown in Figure 6.4. Then, the per-unit-length capacitance between two 
adjacent cylinders can be calculated as [F3]: 
 





















Figure 6.4   Simplification of solder bumps to cylinders. 
 
where a is the radius of the cylinder, d is the center-to-center distance between two 
adjacent cylinders, εr is the effective permittivity of the material surrounding the cylinders, 
and ε0 is the permittivity of air. The total mutual capacitance of the solder bumps is 
2⋅Cmutual.  
     The per-unit-length mutual inductance can be calculated from the velocity as: 
                                                                                                    (6.3) 
 
where c0 is the speed of light in free-space and εr is the relative dielectric constant. Then, 
the mutual inductance of the solder bumps is Lmutual⋅h, where h is the length of the 
cylinders. Using the underfill material with εr = 3.1, the per-unit-length mutual 
capacitance in Equation (6.2) is 65.477 pF/m. Then, the per-unit-length mutual 
inductance in Equation (6.3) is 263 nH/m. Therefore, the mutual inductance of the solder 
bumps in Figure 6.3 is 13.15pH (= 263 nH/m * 50 um). The mutual capacitance of the 
solder bumps in Figure 6.3 is 6.55 fF (= 65.477 pF/m *2 * 50um). The static resistance of 
the solder bump is ~ 7.5 mΩ, assuming solder bumps have 10% conductivity of copper. 
The inductance in Equation (6.3) does not depend on the material surrounding the 
solder balls, but depends on the distance between adjacent solder balls. Placing the 
ground path closer to the signal path reduces the mutual inductance of the 
interconnection.  
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6.2.1.3 Analytical solder bump model for the wafer-level package test vehicle 
    Hence, after modifying the model in Figure 6.3, the solder bumps can be represented 
using an equivalent circuit as: 
 
Mutual parasiticsself parasitics self parasitics




Figure 6.5   Analytical model for the solder bumps with 50um diameter and 100um pitch in the 
wafer-level package test vehicle. 
 
6.2.2 VNA Measurement  
     As shown in Figure 6.6, 100um diameter solder bumps were fabricated and 
characterized using a Vector Network Analyzer to extract the parasitics. A package 
transmission line fabricated using Nelco N4000-13 material was used for measurement 
of the solder bumps and de-embedded for extracting the response of the solder bumps. 
The de-embedding was based on two line measurements, as discussed in [F4][F5]. The 
other end of the solder bumps was shorted using an on-chip conductor, as shown in 
Figure 6.6. The co-planar package transmission line had a center conductor width of 5 
mils and a gap between metal lines of 4 mils. The solder bumps had a diameter of 
100um and pitch of 200um.  
     In Figure 6.7, the imaginary part of the input impedance for the solder bumps is 
shown along with the frequency response of a 47.7 pH inductor. According to Equation 
(6.1), the 100um diameter solder bumps have a self inductance of 27.28 pH. The mutual 
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inductance is 26.3 pH based on Equations (6.2) and (6.3). Then, the calculated total 
inductance is 40.43 pH. The extracted inductance in Figure 6.7 from VNA 
measurements is close to the calculated total inductance, which validates Equations 









Figure 6.6    Measurement test vehicle for the characterization of solder bumps with 100um 
diameter and 200um pitch. 
 
 


















Figure 6.7   Imaginary part of the measured input impedance of the solder bumps with 100um 
diameter and 200um pitch. 
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6.2.3  Modeling using HFSS 
     3D simulations using HFSS (High Frequency Structure Simulator) [F6] were also 
used to verify the accuracy of the inductance and capacitance values extracted in Figure 
6.5.  The solder bumps with 50um diameter and 100um pitch were simulated with 
different heights. With the far end of the solder bumps shorted as in Figure 6.6, the input 
impedance was calculated using HFSS. Then, the inductance was extracted from the 



















Figure 6.8   Solder bump inductance extracted from HFSS. 
 
The inductance in Figure 6.8 can be approximated as: 
           ][][*3558.06253.6 pHumhL +=                    (6.4) 
where h is the height of the solder bumps in um. Since the constant value 6.6253 pH 
does not change with the height of the solder bumps, it is the inductance of the shorting 
metal used to connect the solder bumps together. Then, for 50 um height bumps in the 
test vehicle, the estimated inductance of solder bumps from HFSS was 17.79 pH, based 
on Equation (6.4). This value is smaller than the inductance predicted by the analytical 
model, which was 20.2 pH. This would be because HFSS calculates the external 
inductance, while the analytical model includes the internal inductance as well. 
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6.3 Simulation of Test vehicle 
     In this section, the wafer-level package test vehicle in Figure 6.1 was simulated using 
board and silicon transmission lines characterized in Chapter 3 and Chapter 4, 
respectively. Two configurations were simulated for comparison, namely the best and 
worst configurations. In terms of transmission loss, the best configuration consisted of 
the APPE and 2000 Ω-cm resistivity silicon transmission lines, and the worst 
configuration consisted of the FR4 and 100 Ω-cm resistivity silicon transmission lines. 
The solder bump model in Figure 6.5 was used for the simulation. The goal of this 
simulation was to differentiate the two structures in terms of signal integrity. 
6.3.1 100 Ω-cm resistivity silicon substrate, FR4 and solder bumps 
For the worst configuration, the FR4 transmission line and 100 Ω-cm resistivity silicon 
transmission line were selected from Chapter 3 and Chapter 4 for the simulation of the 
test vehicle, as shown in Figure 6.9. The simulated FR4 transmission line had the 
following non-physical RLGC parameters: 
                 
       (6.5) 
 
 
The coplanar line on silicon substrate with a resistivity of 100 Ω-cm had the following 
non-physical RLGC parameters: 
                 
 















































Figure 6.9   Equivalent model for FR4 and 100Ω-cm resistivity silicon test vehicle. 
 
Then, the worst configuration in Figure 6.9 was simulated, yielding the eye-diagram 
shown in Figure 6.10 for 5GHz digital signals with 20ps risetime and 2V amplitude. The 
output impedance of the 5GHz digital signals was assumed to be 50 ohms. The far end 
of the test vehicle was terminated with the characteristic impedance of the board 
transmission line. The eye-diagram in Figure 6.10 was simulated at the far end using 
Hspice. 
6.3.2 2000 Ω-cm resistivity silicon substrate, APPE and solder bumps 
     For the best configuration, the APPE transmission line and 2000 Ω-cm resistivity 
silicon transmission were selected from Chapter 3 and Chapter 4, respectively, as 

























































Figure 6.11   Equivalent model for the APPE and 2000Ω-cm resistivity silicon test vehicle. 
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     The simulated APPE transmission line had the following non-physical RLGC 
parameters: 
               




The coplanar line on silicon substrate with a resistivity of 2000 Ω-cm had the following 
non-physical RLGC parameters: 
      
 
          (6.8) 
 
 
         
Then, the best configuration in Figure 6.11 was simulated yielding the eye-diagram 
shown in Figure 6.12 for 5GHz digital signals with 20ps risetime and 2V amplitude. The 
output impedance of the 5GHz digital signals was 50 ohms. The far end of the test 
vehicle was terminated with the characteristic impedance of the board transmission line. 
The eye-diagram in Figure 6.12 was simulated at the far end using Hspice. 
     It was expected that the APPE-2000Ω-cm configuration in Figure 6.9 would have 
much better eye-diagrams than the FR4-100Ω-cm configuration in Figure 6.11 since the 
APPE- 2000 Ω-cm configuration had much lower loss. However, as shown in Figure 
6.10 and 6.12, the APPE-2000 Ω-cm configuration does not show better eye-diagrams. 










Figure 6.12   Simulated eye-diagram for APPE and 2000Ω-cm resistivity silicon test vehicle. 
 
6.3.3 Effect of solder bump capacitance 
To evaluate the effect of the solder bump capacitance, smaller solder bumps with 
35um diameter and 100um pitch were considered in this section. In Figure 6.13, the 
analytical model for solder bumps with 35um diameter and 100um pitch extracted using 
Equations (6.1), (6.2) and (6.3) is shown. The total capacitance of the solder bumps is 
about half the capacitance of the solder bumps with 50um diameter and 100um pitch, 
while the total inductance of the solder bumps is similar. Then, the equivalent circuit for 
the best configuration using solder bumps with 35um diameter and 100um pitch in 
Figure 6.14 was simulated for the same 5GHz digital signals, as shown in Figure 6.15. 
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Figure 6.14   Simulated model for the APPE and 2000Ω-cm resistivity silicon test vehicle 










Figure 6.15   Simulated eye-diagram of APPE and 2000Ω-cm silicon test vehicle containing 
solder bumps with 35um diameter and 100um pitch. 
 
From the above simulations, it can be concluded that better signal integrity cannot be 
achieved only by using lower loss material, but also requires low parasitic capacitance 
for signal transmission from the chip to the board. The maximum parasitic capacitance 
required for 5GHz digital signal transmission is about 0.16pF in Figure 6.14, which can 
be achieved using solder bumps with 35um diameter and 100um pitch. However, the 
required capacitance can be increased with better characteristic impedance matching. 
 
6.4 Fabrication of Test vehicle 
     The wafer-level package test vehicle in Figure 6.1 was fabricated as shown in Figure 
6.16 and tested in this section. The fabricated test vehicle is a little different from Figure 
6.1 due to problems with assembly. In the assembled test vehicle, Si wafer covered by 
















(4.5mm) APPE line: 2.05cm
 
(b) 
Figure 6.16   Assembled wafer level package test vehicle. (a) top view and (b) cross-section. 
 
6.4.1. Extraction of equivalent circuits 
     The TDR measurements of the APPE line, Si-on-APPE line and Si line for the 
assembled test vehicle in Figure 6.16 are shown in Figure 6.17. The measured APPE 
coplanar line in Figure 6.17 had a center-conductor width of 2.5 mils, a gap between 
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metal of 2.5 mils, a APPE substrate thickness of 1mm, a length of 2.5cm. The Si 
coplanar line had a center-conductor width of 1 mil, a gap between metal of 1 mil, a 
silicon resistivity of 2000 Ω-cm covered by 1um thickness SiO2, and a length of 960 mils. 
The Si-on-APPE line is the APPE co-planar line covered by 2000Ω-cm resistivity silicon 
wafer with 1um thickness SiO2. The dimension of the Si-on-APPE line was the same as 
that of the APPE line.  
 




















Figure 6.17   TDR measurements of the APPE line, Si-on-APPE line and Si line for the 
assembled test vehicle in Figure 6.16. 
 
Then, from the TDR measurements in Figure 6.17, the APPE coplanar line in the 
assembled test vehicle was extracted using non-physical RLGC models as: 
     Z0 = 92 Ω 
Effective εr = 1.8                                                  (6.9) 
      α = fe ⋅910/3   NP/m 
Similarly, the Si-on-APPE line in the assembled test vehicle was extracted as: 
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     Z0 = 76-12⋅exp(-f/3e9) Ω 
Effective εr = 2.8                                                  (6.10) 
      α = fe ⋅910/5   NP/m 
and the Si line in the assembled test vehicle was extracted as: 
     Z0 = 76-12⋅exp(-f/3e9) Ω 
Effective εr = 4.9                                                  (6.11) 
      α = )94.0/(14910/18 eferffe ⋅+⋅   NP/m 
The APPE and 2000 Ω-cm resistivity line parameters in Equation (6.9) and (6.11) were a 
little different from the parameters in Chapter 3 since the assembled lines were heated 
at 210° for ~10s during the assembly process. The assembled test vehicle can now be 






















































Figure 6. 18   Extracted model of the assembled wafer-level package test vehicle. 
 
In the model in Figure 6.18, due to problems with assembly, additional loss was included 
as 2KΩ resistors in parallel with the Si-on-APPE line. This resistance was estimated 
from the TDR measurement of the assembled test vehicle in Figure 6.19. This was 
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caused by the interaction between solders on the APPE coplanar line during the 
assembly process.  
     The extracted model in Figure 6.18 was verified by comparing its TDR/TDT 
simulation waveforms to measurements, as shown in Figure 6.19. The solid line in 
Figure 6.19(a) was measured using TDR with the far end open in the assembled test 
vehicle. The dotted line in Figure 6.19(a) was simulated using the extracted model in 
Figure 6.18. Figure 6.19(b) shows the comparison between the TDT measurement and 





                                        (a)                                                                           (b) 
Figure 6.19   Model-to-hardware correlation for the assembled test vehicle. (a) TDR 
measurement and simulation with far end open and (b) TDT measurement and simulation. 
 
6.4.2. Eye-diagram simulation  
     Eye-diagrams were simulated using the extracted model in Figure 6.18 at 3Gbps and 
5Gbps data rates, as shown in Figure 6.20. The binary random source had a peak-to-
peak amplitude of 1V, 30ps risetime, and 10ps jitter with 50 Ω source output impedance. 
The far end of the extracted model in Figure 6.18 was terminated with the characteristic 


























impedance of the board transmission line. The eye-diagrams in Figure 6.20 were 
simulated at the far end of the test vehicle. 
     As shown in Figure 6.20, the eye-diagrams do not have sufficient eye-opening for 
3Gbps and 5Gbps data transmission. Therefore, the fabricated test vehicle cannot be 
used for either 3Gbps and 5Gbps signal transmission due to the following two reasons. 
The first reason is due to problem with the assembly process that created a loss (2KΩ 
resistor in Figure 6.18). The second reason is due to the Si-on-APPE line in Figure 6.18, 
which increases the capacitance of the transmission line. The Si-on-APPE line caused 
the mismatch in characteristic impedance between the Si-on-APPE line and APPE line. 
However, these two problems can be solved by enhancing the assembly process and re-










    (a)                                                                              (b) 
Figure 6.20   Simulated eye-diagrams for the assembled wafer-level package test vehicle in 
Figure 6.16 at (a) 3Gbps and (b) 5Gbps data rates. 
 
6.4.3. Enhancement of the assembly process 
      The assembly process caused a loss equivalent to a 2KΩ resistor in Figure 6.18. 
After enhancing the assembly process, the loss of 2KΩ would be removed. Then, the 
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eye-diagram of the assembled test vehicle becomes much better at 5Gbps data rate, as 










Figure 6.21   Eye-diagram at 5Gbps data rate for the test vehicle with proper assembly process. 
 
6.4.4 Redesign of the test vehicle  
     The eye-diagram in Figure 6.21 is still not sufficient for 5Gbps data transmission 
using the test vehicle, in spite of the proper assembly process. It is because of the 
impedance mismatch between the Si-on-APPE line and APPE line in Figure 6.16. More 
improvement can be achieved by changing the characteristic impedance of the APPE 
line to match the characteristic impedance of the Si-on-APPE line in the fabricated test 
vehicle, as shown in Figure 6.22. If the characteristic impedance of the APPE line is 64 
Ω, the eye-diagram of the test vehicle becomes better, as shown in Figure 6.23. The 64 
ohm characteristic impedance of the coplanar APPE line can be implemented using a 
center-conductor width of 2.5 mils, metal gap of 1 mil with a metal thickness of 9um on 
1mm thick APPE board. However, the dimensions are difficult to fabricate using board 
fabrication process. Using a metal thickness of 35um (1 oz.) on 1mm thick APPE board, 
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the 64 ohm characteristic impedance can also be achieved using a center-conductor 
width of 2.5 mils and metal gap of 1.5 mils. The silicon transmission line is the same as 
discussed earlier on 2000 Ω-cm resistivity silicon substrate (Figure 6.16), and the solder 




























































Figure 6.23   Simulated eye-diagram at 5Gbps data rate for the re-designed test vehicle. 
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     In Section 4.3, the minimum capacitance of the solder bumps was estimated to be 
~0.16pF for 5Gbps data transmission. However, even with solder bumps of 50um 
diameter and 100um pitch which correspond to a capacitance of 0.32pF, the eye-
diagram shows good eye-opening in Figure 6.23. This is because of the better 
impedance matching between transmission lines. 
 
6.5. Design procedure for the wafer-level package test vehicle  
     From the above simulations and measurements of the wafer-level package test 
vehicle, the following design procedure has been recommended for the design of the 
wafer-level package on integrated board: 
1) First of all, characteristic impedance matching between board and silicon 
transmission lines should be first considered. Good impedance matching can 
reduce the effect of parasitic capacitance on transmitted signals. 
2) Next, parasitic capacitance in wafer-level package on integrated board should be 
kept minimum. Since signal-line bendings can induce parasitic capacitance 
[F7][F8][F9], minimum number of signal bendings must be used. Especially, right-
angle bendings should be avoided. Instead, use 45 degree angle bendings. 
3) Finally, after the consideration of impedance matching and parasitic capacitance, 
low-loss board and silicon materials should be considered for better signal 
integrity. If low-loss board and silicon material are used with a high parasitic 
capacitance, the capacitance will limit the overall performance regardless of the 






In this chapter, we investigated the effect of assembled wafer-level package, silicon 
substrate and board material, and material interfaces on gigabit data transmission using 
the wafer-level package test vehicle. Two configurations for the test vehicle were 
compared, namely the FR4 board/100Ω-cm resistivity silicon substrate wafer level 
package test vehicle and the APPE board/2000Ω-cm resistivity silicon substrate WLP 
test vehicle. From the eye-diagram simulations of these two test vehicles, it was 
concluded that better signal integrity cannot be achieved only by using lower loss 
material, but also requires low parasitic capacitance for signal transmission from the chip 
to the board. In addition, the proper design procedure for achieving signal integrity in the 
wafer level package test vehicle is 1) first, design transmission lines with better 
impedance matching and 2) achieve smaller parasitic capacitance. Since the assembly 
process caused an unexpected loss equivalent to 2KΩ resistors in the assembled test 





















      In this dissertation, we have proposed TDR-based methods that enable gigabit data 
transmission in both the IC and package. The wafer-level package on an integrated 
board has been investigated using the TDR-based methods for gigabit data transmission 
in both the IC and package.  
     First, the need for TDR measurements in digital systems has been explained in 
Chapter 1. It has been shown that digital signal response to a system can be translated 
into a step pulse response to the system. The importance of the low frequency spectrum 
of the step pulse response has been described using the frequency spectrum of step 
pulses. 
     Second, the Short-Open-Load-Line calibration for TDR measurements has been 
proposed in Chapter 2 to extract frequency-domain information from TDR 
measurements. It has been shown that the uncertainty of TDR with ±1.5ps drift is lower 
than common Network Analyzers at frequencies below ~2GHz, but higher at frequencies 
>2GHz, which means that TDR is more accurate at frequencies below ~2GHz than 
VNAs for one-port measurements. For inductors and microwave filters, the accuracy of 
the SOLL calibration has been compared to NA measurements. 
     Third, the frequency-dependent characteristic impedance and propagation constant 
of package transmission lines have been extracted from TDR measurements using the 
Short-Open-Load-Line calibration in Chapter 3. Non-physical RLGC models for package 
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transmission lines have been developed for simulating the extracted data from TDR 
measurements in Chapter 3. The accuracy of the extracted data and non-physical RLGC 
models has been verified by comparing simulations to measurements.  
     Fourth, silicon transmission lines have been characterized using TDR and NA 
measurements in Chapter 4. The slow-wave effect in silicon transmission lines has been 
extracted and modeled from NA measurements. Non-physical RLGC models for silicon 
transmission lines with the slow-wave effect have been proposed for simulating the 
extracted data from TDR and NA measurements. The accuracy of the extracted data 
and non-physical RLGC models for silicon transmission lines has been verified by 
showing good agreement between simulations and measurements in the time and 
frequency domains.  
     Fifth, coupled lines and differential lines have been characterized using TDR 
measurements in Chapter 5. Non-physical RLGC models for coupled lines have been 
developed for simulating the extracted data from TDR measurements. The accuracy of 
the extracted data and non-physical RLGC models for coupled lines has been verified by 
showing good correlation between simulations and measurements.  
     Sixth, non-physical RLGC models for multi-conductor transmission lines have been 
proposed showing excellent stability in Chapter 5. For example, lossy (3+1)-conductor 
transmission lines and (64+1)-conductor transmission lines have been simulated 
showing excellent stability.  
     Finally, the effect of the parasitic capacitance of packages on gigabit data 
transmission has been investigated in the wafer-level package test vehicle. The solder 
bumps with 50um diameter and 100um pitch have been analytically modeled. It has 
been shown that better signal integrity in gigabit data transmission cannot be achieved 
only by using lower loss material, but also requires a smaller parasitic capacitance at the 
same time. Although the maximum parasitic capacitance for the fabricated wafer-level 
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package test vehicle has been ~0.16pF for 5Ghz digital signal propagation, the effect of 
the parasitic capacitance can be reduced by designing silicon and package transmission 
lines with similar characteristic impedance.  
     Based on the discussions in this dissertation, the following two recommendations for 
designing wafer-level packages on an integrated board have been drawn for gigabit data 
transmission in both the IC and package. First, a smaller difference in the characteristic 
impedance of board and silicon transmission lines yields better signal integrity. Hence, 
board and silicon transmission lines need to be designed to have the same characteristic 
impedance. Second, reducing the parasitic capacitance of solder bumps yields better 
signal integrity. Since smaller solder bumps have smaller parasitic capacitance, solder 
bumps need to be fabricated as small as possible. If the parasitic capacitance is high, 
the mismatch in the characteristic impedance should be small for gigabit data 
transmission. If the mismatch in the characteristic impedance is high, the parasitic 
capacitance should be small for gigabit data transmission. In this case, the parasitic 
capacitance can limit the maximum operating frequency of wafer-level package on 
integrated board regardless of the board and silicon loss.  
     Based on the above conclusions, the following areas of research are appropriate as 
an extension to the methods described in this dissertation: 
1. Re-design of the wafer-level package test vehicle: Based on the above 
conclusions in this dissertation for wafer-level packages on integrated boards, the 
wafer-level package test vehicle can be re-designed for higher gigabit data 
transmission. 
2. Microstrip-type wafer-level package test vehicle: The assembled wafer-level 
package test vehicle consisted of co-planar transmission lines. However, since 
microstrip lines are more practical transmission lines, the consideration of 
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Figure 7.1   Microstrip-type wafer-level package test vehicle. 
 
3. Wafer-level package test vehicle including integrated circuits: The final 
wafer-level package test vehicles will be test vehicles including integrated circuits 
for demonstrating chip-to-chip gigabit data transmission.  
 
 













     An automated Matlab code was written for simulating (64+1)-conductor transmission 
lines, which consisted of ‘Gen_RLGCmodel_generation_file.m’ and ‘insert_dot.m.’ The 
Matlab code generated the following two Matlab files: ‘main_NPRLGC_generation.m’ 
and ‘sub_NPRLGC_generation.m.’ These two files included the non-physical RLGC 
model of (64+1)-conductor transmission lines. The resistance, inductance, conductance 
and capacitance of (64+1)-conductor transmission lines can be changed in 
‘main_NPRLGC_generation.m’. Then, ‘main_NPRLGC_generation.m’ was executed in 
Matlab. The output of the execution was ‘NPRLGC_65_conductorline.dat,’ which 
included the W-element tabular model for (64+1)-conductor transmission lines. The 
name of the W-element tabular model was ‘NPRLGC_65_conductor.’ The W-element 
model can be simulated in Hspice. The codes can be applied for generating non-





N=64;  %number of signal conductor lines 
fprintf(' Generating (%d+1)-conductor line Non-physical RLGC model... \n', N); 
fprintf(' Please execute main_NPRLGC_generation.m later... \n'); 
 
%%%%%%%%%%%generate Z0 expression%%%%%%%%%%%%%%%% 
count = 0; 
for jj=1:N 
    S='Z0_mode';     cc = num2str(jj);     S = strcat(S,cc);     S = strcat(S,'_'); 
    for kk=1:N 
        aaa = num2str(kk);         Sa = strcat(S,aaa); 
        S1=sprintf('syms %s;',Sa);         S2=sprintf('Z0(jj,kk)= %s;',Sa); 
        eval(S1);         eval(S2); 
    end 
end 
%%%%%%%%%%%generate Vp expression%%%%%%%%%%%%%%%%%% 
count = 0; 
for jj=1:N 
    S='Vp_mode';     cc = num2str(jj);     S = strcat(S,cc);     S = strcat(S,'_'); 
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    for kk=1:N 
        aaa = num2str(kk);         Sa = strcat(S,aaa); 
        S1=sprintf('syms %s;',Sa);         S2=sprintf('Vp(jj,kk)= %s;',Sa); 
        eval(S1);         eval(S2); 
    end 
end 
%%%%%%%%%%%generate alpha expression%%%%%%%%%%%%%%%%%% 
count = 0; 
for jj=1:N 
    S='alpha_mode';     cc = num2str(jj);     S = strcat(S,cc);     S = strcat(S,'_'); 
    for kk=1:N 
        aaa = num2str(kk);         Sa = strcat(S,aaa); 
        S1=sprintf('syms %s;',Sa);         S2=sprintf('alpha1(jj,kk)= %s;',Sa); 
        eval(S1);         eval(S2); 
    end 
end 
%%%%%%%%%%%generate L11 L12 L13... %%%%%%%%%%%%%%%%%% 
for jj=1:N 
    aaa = sprintf('%d',jj);     S = strcat('L_',aaa); 
    for ii=1:N 
        aa = sprintf('%d',ii);        S1 = strcat(S,aa); 
        Sc=sprintf('syms %s;',S1);        Sd=sprintf('L(jj,ii)= %s;',S1); 
        eval(Sc);         eval(Sd); 
    end 
end 
%%%%%%%%%%%generate C11 C12 C13...%%%%%%%%%%%%%%%%%%% 
for jj=1:N 
    aaa = sprintf('%d',jj);     S = strcat('C_',aaa); 
    for ii=1:N 
        aa = sprintf('%d',ii);         S1 = strcat(S,aa); 
        Sc=sprintf('syms %s;',S1);         Sd=sprintf('C(jj,ii)= %s;',S1); 
        eval(Sc);         eval(Sd); 
    end 
end 
%%%%%%%%%%%generate R11 R12 R13... %%%%%%%%%%%%%%%%%% 
for jj=1:N 
    aaa = sprintf('%d',jj);     S = strcat('R_',aaa); 
    for ii=1:N 
        aa = sprintf('%d',ii);         S1 = strcat(S,aa); 
        Sc=sprintf('syms %s;',S1);        Sd=sprintf('R(jj,ii)= %s;',S1); 
        eval(Sc);         eval(Sd); 
    end 
end 
%%%%%%%%%%%generate G11 G12 G13...%%%%%%%%%%%%%%%%% 
for jj=1:N 
    aaa = sprintf('%d',jj);     S = strcat('G_',aaa); 
    for ii=1:N 
        aa = sprintf('%d',ii);         S1 = strcat(S,aa); 
        Sc=sprintf('syms %s;',S1);         Sd=sprintf('G(jj,ii)= %s;',S1); 
        eval(Sc);         eval(Sd); 
    end 
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end 
%%%%%%%%%%%generate matrix numbers of matrix%%%%%%%%%%%%%% 
matrix_number = ones(N,N); 
for ii=1:N 
    for jj = 1:N 
        if jj == N-ii+2 
            matrix_number(ii,jj) =  -1; 
        end 
    end 
end 
%%%%%%%%%generate L matrix%%%%%%%%%%%%%%%%%%%%% 
%matrix mode numbers, eeeee 
L_matrix_total = zeros(N,N,N); 
for kk=1:N 
    for ii=1:N 
        for jj=1:N 
            if matrix_number(kk,ii) == matrix_number(ii,jj) 
                if kk == jj 
                    L_matrix(ii,jj) = 1; 
                else 
                 L_matrix(ii,jj) = 1; 
                end 
             else 
                 L_matrix(ii,jj) = -1; 
             end 
         end 
     end 
    L_matrix_total(:,:,kk) = L_matrix; 
end 
%%%%%%%%%%%%%%generate R matrix%%%%%%%%%%%%%%%% 
R_matrix_total = L_matrix_total; 
 
%%%%%%%%%generate C matrix%%%%%%%%%%%%%%%%%%%%% 
C_matrix_total = zeros(N,N,N); 
for kk=1:N 
    for ii=1:N 
        for jj=1:N 
            if matrix_number(kk,ii) == matrix_number(ii,jj) 
                if kk == jj 
                    C_matrix(ii,jj) = 1; 
                else 
                 C_matrix(ii,jj) = 0; 
                end 
             else 
                 C_matrix(ii,jj) = 2; 
             end 
         end 
     end 
    C_matrix_total(:,:,kk) = C_matrix; 
end 
%%%%%%%%%%%%%%generate G matrix%%%%%%%% 
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G_matrix_total = C_matrix_total; 
%%%%%%%%%%RLGC matrix consisting of Z0 and gamma%%%%%%%%%%% 
capacitance_extraction = 1./(Z0.*Vp); 
inductance_extraction = Z0 ./ Vp; 
resistance_extraction = alpha1.*Z0; 
conductance_extraction = alpha1 ./Z0; 
 
%%%%%%%%%%%%%%%%%%%%% 
for kk = 1:N 
    L_extracted(:,kk) = inv(L_matrix_total(:,:,kk))*inductance_extraction(:,kk); 
    C_extracted(:,kk) = inv(C_matrix_total(:,:,kk))*capacitance_extraction(:,kk); 
    R_extracted(:,kk) = inv(R_matrix_total(:,:,kk))*resistance_extraction(:,kk); 
    G_extracted(:,kk) = inv(G_matrix_total(:,:,kk))*conductance_extraction(:,kk); 
    over_Z0_Vp(:,kk) = C_matrix_total(:,:,kk)*C(kk,:).'; 
    Z0_over_Vp(:,kk) = L_matrix_total(:,:,kk)*L(kk,:).'; 
    alpha_Z0(:,kk) = R_matrix_total(:,:,kk)*R(kk,:).'; 
    alpha_over_Z0(:,kk) = G_matrix_total(:,:,kk)*G(kk,:).'; 
end 
 
L_extracted = L_extracted.'; 
C_extracted = C_extracted.'; 
R_extracted = R_extracted.'; 
G_extracted = G_extracted.'; 
 
Z0_Vp = 1 ./ over_Z0_Vp; 
Z0_2 = Z0_Vp .* Z0_over_Vp; 
Z0_extracted = sqrt(Z0_2); 
 
Vp_2 = Z0_Vp ./ Z0_over_Vp; 
Vp_extracted = sqrt(Vp_2); 
 
alpha_2 = alpha_Z0 .* alpha_over_Z0; 
alpha_extracted = sqrt(alpha_2); 
 
syms Gd 
Gd_matrix = Gd*eye(N); 
G_extracted = G_extracted + Gd_matrix; 
 
%%%%%%%%%%%convert to RLGC forms of Hspice models%%%%% 
R_spice = R_extracted; 
L_spice = L_extracted; 
 
for ii=1:N 
    for jj=1:N 
        if ii == jj 
            C_spice(ii,jj)=sum(C_extracted(ii,:)); 
        else 
            C_spice(ii,jj)=-C_extracted(ii,jj); 
        end 





    for jj=1:N 
        if ii == jj 
            G_spice(ii,jj)=sum(G_extracted(ii,:)); 
        else 
            G_spice(ii,jj)=-G_extracted(ii,jj); 
        end 
    end 
end 
 
%%%%%%%%%%%generate Cspice & Gspice  %%%%%%%%%%%%%%%%% 
for jj=1:N 
    aaa = sprintf('%d',jj);     S = strcat('Cspice_',aaa); 
    for ii=1:N 
        aa = sprintf('%d',ii);         S1 = strcat(S,aa); 
        Sc=sprintf('syms %s;',S1);         Sd=sprintf('Cspice(jj,ii)= %s;',S1); 
        eval(Sc);         eval(Sd); 




    aaa = sprintf('%d',jj);     S = strcat('Gspice_',aaa); 
    for ii=1:N 
        aa = sprintf('%d',ii);         S1 = strcat(S,aa); 
        Sc=sprintf('syms %s;',S1);         Sd=sprintf('Gspice(jj,ii)= %s;',S1); 
        eval(Sc);         eval(Sd); 




fid = fopen('main_NPRLGC_generation.m','w'); 
fprintf(fid,'freq = logspace(0,11,200); \n'); 
fprintf(fid,'freq = [0 freq]; \n \n'); 
fprintf(fid, 'L11 = 2.977e-7*ones(size(1:length(freq))); %%H/m \n'); 
fprintf(fid, 'L12 = 2.600e-8*ones(size(1:length(freq))); %%H/m \n'); 
fprintf(fid, 'L13 = 6.820e-9*ones(size(1:length(freq))); %%H/m \n'); 
fprintf(fid, 'C11 = (9.86e-11 - 2.73e-12 - 4.43e-13)*ones(size(1:length(freq))); %%F/m \n'); 
fprintf(fid, 'C12 = 2.73e-12*ones(size(1:length(freq))); %%F/m \n'); 
fprintf(fid, 'C13 = 4.43-13*ones(size(1:length(freq)));  %%F/m \n'); 
fprintf(fid, 'alpha_all_mode = 0*(0.3*erf(freq/0.6e9)+0.8/10e9*freq) + 13/1e10 * freq + 
0.001; \n \n'); 
fprintf(fid,' Gd = 0; \n \n'); 
fprintf(fid,'%%%%%%%%%%%%%generate L parameters %%%%%%% \n\n'); 
fprintf(fid,'\n'); 
for ii = 1:N 
    for jj =1:N 
        if ii == jj 
            fprintf(fid,'%s = %s; \n',char(L(ii,jj)),'L11'); 
        elseif abs(ii-jj) == 1 
            fprintf(fid,'%s = %s; \n',char(L(ii,jj)),'L12'); 
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        elseif abs(ii-jj) == 2 
            fprintf(fid,'%s = %s; \n',char(L(ii,jj)),'L13'); 
        else 
            fprintf(fid,'%s = %s; \n', char(L(ii,jj)),'0'); 
        end 
    end 
end 
 
fprintf(fid,'%%%%%%%%%%%generate C parameters %%%%%%% \n\n'); 
fprintf(fid,'\n'); 
for ii = 1:N 
    for jj =1:N 
        if ii == jj 
            fprintf(fid,'%s = %s; \n',char(C(ii,jj)),'C11'); 
        elseif abs(ii-jj) == 1 
            fprintf(fid,'%s = %s; \n', char(C(ii,jj)),'C12'); 
        elseif abs(ii-jj) == 2 
            fprintf(fid,'%s = %s; \n', char(C(ii,jj)),'C13'); 
        else 
            fprintf(fid,'%s = %s; \n', char(C(ii,jj)),'0'); 
        end 
    end 
end 
 
fprintf(fid,'%%%%%%%%%generate Z0 parameters %%%%%%% \n\n'); 
fprintf(fid,'\n'); 
for ii = 1:N 
    for jj =1:N 
        fprintf(fid,'%s = %s; \n',char(Z0(ii,jj)),insert_dot(Z0_extracted(ii,jj))); 
    end 
end 
 
fprintf(fid,'%%%%%%%%%%%%%generate Vp parameters %%%%%%% \n\n'); 
fprintf(fid,'\n'); 
for ii = 1:N 
    for jj =1:N 
        fprintf(fid,'%s = %s; \n',char(Vp(ii,jj)),insert_dot(Vp_extracted(ii,jj))); 
    end 
end 
 
fprintf(fid,'%%%%%%%%%%%%%%%%%%%%%%generate alpha parameters 
%%%%%%% \n\n'); 
fprintf(fid,'\n'); 
for ii = 1:N 
    for jj =1:N 
        fprintf(fid,'%s = %s; \n',char(alpha1(ii,jj)),'alpha_all_mode'); 
    end 
end 
 
fprintf(fid, '\n \n'); 
fprintf(fid,'sub_NPRLGC_generation('); 
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fprintf(fid,'freq, %s, %s, %s ',char(Z0(1,1)),char(Vp(1,1)),char(alpha1(1,1))); 
for ii=1:N 
    for jj=1:N 
        if ii == 1 & jj == 1 
            ; 
        else 
            fprintf(fid,',%s, %s, %s',char(Z0(ii,jj)),char(Vp(ii,jj)),char(alpha1(ii,jj))); 
        end    







%%%%%%%%%%%%generate sub generation file%%%%%% 
fid = fopen('sub_NPRLGC_generation.m','w'); 
 
fprintf(fid,'function []=sub_NPRLGC_generation('); 
fprintf(fid,'freq, %s, %s, %s ',char(Z0(1,1)),char(Vp(1,1)),char(alpha1(1,1))); 
for ii=1:N 
    for jj=1:N 
        if ii == 1 & jj == 1 
            ; 
        else 
            fprintf(fid,',%s, %s, %s',char(Z0(ii,jj)),char(Vp(ii,jj)),char(alpha1(ii,jj))); 
        end    





fprintf(fid,'%%%%%%%%%%%%%%%generate L parameters %%%%%%% \n\n'); 
fprintf(fid,'\n'); 
for ii = 1:N 
    for jj =1:N 
        fprintf(fid,'%s = %s; \n',char(L(ii,jj)),insert_dot(L_extracted(ii,jj))); 
    end 
end 
 
fprintf(fid,'%%%%%%%%%%%%generate C_spice parameters %%%%%%% \n\n'); 
fprintf(fid,'\n'); 
for ii = 1:N 
    for jj =1:N 
        fprintf(fid,'%s = %s; \n',char(Cspice(ii,jj)),insert_dot(C_spice(ii,jj))); 
    end 
end 
fprintf(fid,'%%%%%%%%%%%generate R_spice parameters %%%%%%% \n \n'); 
fprintf(fid,'\n'); 
for ii = 1:N 
    for jj =1:N 
 226
        fprintf(fid,'%s = %s;\n',char(R(ii,jj)),insert_dot(R_extracted(ii,jj))); 
    end 
end 
 
fprintf(fid,'%%%%%%%%%%generate G_spice parameters %%%%%%% \n \n'); 
fprintf(fid,'\n'); 
for ii = 1:N 
    for jj =1:N 
        fprintf(fid,'%s = %s; \n',char(Gspice(ii,jj)),insert_dot(G_spice(ii,jj))); 
    end 
end 
 
fprintf(fid,'%%%%%%%%%%R, L, G, C input for W-element %%%% \n'); 
fprintf(fid,'\n'); 
fprintf(fid, 'Rinput=[ freq'' '); 
for kk =1:N 
    for ii = 1:kk 
        fprintf(fid,' %s''   ', char(R(kk,ii))); 




fprintf(fid, 'Linput=[ freq'' '); 
for kk =1:N 
    for ii = 1:kk 
        fprintf(fid,' %s''   ', char(L(kk,ii))); 




fprintf(fid, 'Ginput=[ freq'' '); 
for kk =1:N 
    for ii = 1:kk 
        fprintf(fid,' %s''   ', char(Gspice(kk,ii))); 




fprintf(fid, 'Cinput=[ freq'' '); 
for kk =1:N 
    for ii = 1:kk 
        fprintf(fid,' %s''   ', char(Cspice(kk,ii))); 




fprintf(fid,'%%%%%%%%%%%%%%insert to a file%%%%%%%%%%%%%%%'); 
fprintf(fid, '\n'); 
 
fprintf(fid,' fid = fopen(''NPRLGC_%d_conductorline.dat'',''w''); \n',N+1); 
 227
fprintf(fid, 'fprintf(fid,''.MODEL NPRLGC_%d_conductor W MODELTYPE=TABLE N=%d 




%%%%%%%%%%%inductance section generation%%%%%%%%%%%%%%%%% 
fprintf(fid,'%%%%%%%%%%%%%inductance%%%%%%%%%%%%%%%%% \n'); 
fprintf(fid,'\n'); 
fprintf(fid, 'fprintf(fid,''.MODEL lmod_%d sp N=%d SPACING=NONUNIFORM 
VALTYPE=REAL INTERPOLATION=SPLINE \\n''); \n',N+1,N); 
fprintf(fid, 'fprintf(fid,''+ EXTRAPOLATION=LINEAR INFINITY= ''); \n'); 
 
fprintf(fid, 'fprintf(fid, ''( '');  \n'); 
fprintf(fid, 'for iii=2:length(Rinput(1,:)) \n'); 
fprintf(fid, '\t fprintf(fid,''%%10.5e '',Linput(length(freq),iii)); \n'); 
fprintf(fid, '\t if rem(iii,15) == 1 & iii ~=1 \n'); 
fprintf(fid, '\t \t fprintf(fid,''\\n''); \n'); 
fprintf(fid, '\t \t \t fprintf(fid,''+ ''); \n'); 
fprintf(fid, ' \t end \n'); 
fprintf(fid, 'end \n'); 
fprintf(fid, 'fprintf(fid,'') \\n''); \n'); 
  
fprintf(fid,'fprintf(fid,''+ DATA=(%%d,'', length(freq)); \n'); 
 
fprintf(fid, 'fprintf(fid, ''( '');  \n'); 
fprintf(fid, 'for iii=1:length(Rinput(1,:)) \n'); 
fprintf(fid, '\t fprintf(fid,''%%10.5e '',Linput(1,iii)); \n'); 
fprintf(fid, '\t if rem(iii,15) == 1 & iii ~=1 \n'); 
fprintf(fid, '\t \t fprintf(fid,''\\n''); \n'); 
fprintf(fid, '\t \t \t fprintf(fid,''+ ''); \n'); 
fprintf(fid, ' \t end \n'); 
fprintf(fid, 'end \n'); 
fprintf(fid, 'fprintf(fid,'') \\n''); \n'); 
 
fprintf(fid, 'for kkk = 2:length(freq) \n'); 
 
fprintf(fid,'\t fprintf(fid, ''+ ''); \n'); 
 
fprintf(fid, 'fprintf(fid, ''( '');  \n'); 
fprintf(fid, 'for iii=1:length(Rinput(1,:)) \n'); 
fprintf(fid, '\t fprintf(fid,''%%10.5e '',Linput(kkk,iii)); \n'); 
fprintf(fid, '\t if rem(iii,15) == 1 & iii ~=1 \n'); 
fprintf(fid, '\t \t fprintf(fid,''\\n''); \n'); 
fprintf(fid, '\t \t \t fprintf(fid,''+ ''); \n'); 
fprintf(fid, ' \t end \n'); 
fprintf(fid, 'end \n'); 
fprintf(fid, 'fprintf(fid,'') \\n''); \n'); 
 
fprintf(fid,'end \n'); 





%%%%%%%%%capacitance section generation%%%%%%%%%%%%%%%%% 
fprintf(fid,'%%%%%%%%%%%%%inductance%%%%%%%%%%%%%%%%% \n'); 
fprintf(fid,'\n'); 
fprintf(fid, 'fprintf(fid,''.MODEL cmod_%d sp N=%d SPACING=NONUNIFORM 
VALTYPE=REAL INTERPOLATION=SPLINE \\n''); \n',N+1,N); 
fprintf(fid, 'fprintf(fid,''+ EXTRAPOLATION=LINEAR INFINITY= ''); \n'); 
 
fprintf(fid, 'fprintf(fid, ''( '');  \n'); 
fprintf(fid, 'for iii=2:length(Rinput(1,:)) \n'); 
fprintf(fid, '\t fprintf(fid,''%%10.5e '',Cinput(length(freq),iii)); \n'); 
fprintf(fid, '\t if rem(iii,15) == 1 & iii ~=1 \n'); 
fprintf(fid, '\t \t fprintf(fid,''\\n''); \n'); 
fprintf(fid, '\t \t \t fprintf(fid,''+ ''); \n'); 
fprintf(fid, ' \t end \n'); 
fprintf(fid, 'end \n'); 
fprintf(fid, 'fprintf(fid,'') \\n''); \n'); 
  
fprintf(fid,'fprintf(fid,''+ DATA=(%%d,'', length(freq)); \n'); 
 
fprintf(fid, 'fprintf(fid, ''( '');  \n'); 
fprintf(fid, 'for iii=1:length(Rinput(1,:)) \n'); 
fprintf(fid, '\t fprintf(fid,''%%10.5e '',Cinput(1,iii)); \n'); 
fprintf(fid, '\t if rem(iii,15) == 1 & iii ~=1 \n'); 
fprintf(fid, '\t \t fprintf(fid,''\\n''); \n'); 
fprintf(fid, '\t \t \t fprintf(fid,''+ ''); \n'); 
fprintf(fid, ' \t end \n'); 
fprintf(fid, 'end \n'); 
fprintf(fid, 'fprintf(fid,'') \\n''); \n'); 
 
fprintf(fid, 'for kkk = 2:length(freq) \n'); 
 
fprintf(fid,'\t fprintf(fid, ''+ ''); \n'); 
 
fprintf(fid, 'fprintf(fid, ''( '');  \n'); 
fprintf(fid, 'for iii=1:length(Rinput(1,:)) \n'); 
fprintf(fid, '\t fprintf(fid,''%%10.5e '',Cinput(kkk,iii)); \n'); 
fprintf(fid, '\t if rem(iii,15) == 1 & iii ~=1 \n'); 
fprintf(fid, '\t \t fprintf(fid,''\\n''); \n'); 
fprintf(fid, '\t \t \t fprintf(fid,''+ ''); \n'); 
fprintf(fid, ' \t end \n'); 
fprintf(fid, 'end \n'); 
fprintf(fid, 'fprintf(fid,'') \\n''); \n'); 
 
fprintf(fid,'end \n'); 
fprintf(fid,'fprintf(fid,''+ ) \\n \\n'' ); \n'); 
fprintf(fid,'%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% \n'); 




fprintf(fid, 'fprintf(fid,''.MODEL rmod_%d sp N=%d SPACING=NONUNIFORM 
VALTYPE=REAL INTERPOLATION=SPLINE \\n''); \n',N+1,N); 
fprintf(fid, 'fprintf(fid,''+ EXTRAPOLATION=LINEAR INFINITY= ''); \n'); 
 
fprintf(fid, 'fprintf(fid, ''( '');  \n'); 
fprintf(fid, 'for iii=2:length(Rinput(1,:)) \n'); 
fprintf(fid, '\t fprintf(fid,''%%10.5e '',Rinput(length(freq),iii)); \n'); 
fprintf(fid, '\t if rem(iii,15) == 1 & iii ~=1 \n'); 
fprintf(fid, '\t \t fprintf(fid,''\\n''); \n'); 
fprintf(fid, '\t \t \t fprintf(fid,''+ ''); \n'); 
fprintf(fid, ' \t end \n'); 
fprintf(fid, 'end \n'); 
fprintf(fid, 'fprintf(fid,'') \\n''); \n'); 
  
fprintf(fid,'fprintf(fid,''+ DATA=(%%d,'', length(freq)); \n'); 
 
fprintf(fid, 'fprintf(fid, ''( '');  \n'); 
fprintf(fid, 'for iii=1:length(Rinput(1,:)) \n'); 
fprintf(fid, '\t fprintf(fid,''%%10.5e '',Rinput(1,iii)); \n'); 
fprintf(fid, '\t if rem(iii,15) == 1 & iii ~=1 \n'); 
fprintf(fid, '\t \t fprintf(fid,''\\n''); \n'); 
fprintf(fid, '\t \t \t fprintf(fid,''+ ''); \n'); 
fprintf(fid, ' \t end \n'); 
fprintf(fid, 'end \n'); 
fprintf(fid, 'fprintf(fid,'') \\n''); \n'); 
 
fprintf(fid, 'for kkk = 2:length(freq) \n'); 
 
fprintf(fid,'\t fprintf(fid, ''+ ''); \n'); 
 
fprintf(fid, 'fprintf(fid, ''( '');  \n'); 
fprintf(fid, 'for iii=1:length(Rinput(1,:)) \n'); 
fprintf(fid, '\t fprintf(fid,''%%10.5e '',Rinput(kkk,iii)); \n'); 
fprintf(fid, '\t if rem(iii,15) == 1 & iii ~=1 \n'); 
fprintf(fid, '\t \t fprintf(fid,''\\n''); \n'); 
fprintf(fid, '\t \t \t fprintf(fid,''+ ''); \n'); 
fprintf(fid, ' \t end \n'); 
fprintf(fid, 'end \n'); 
fprintf(fid, 'fprintf(fid,'') \\n''); \n'); 
 
fprintf(fid,'end \n'); 
fprintf(fid,'fprintf(fid,''+ ) \\n \\n'' ); \n'); 
fprintf(fid,'%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% \n'); 
 
%%%%%%%%%%%conductance section generation%%%%%%%%%%%%%%%%% 
fprintf(fid,'%%%%%%%%%%%%%%%%conductance%%%%%%%%%%%%%% \n'); 
fprintf(fid,'\n'); 
fprintf(fid, 'fprintf(fid,''.MODEL gmod_%d sp N=%d SPACING=NONUNIFORM 
VALTYPE=REAL INTERPOLATION=SPLINE \\n''); \n',N+1,N); 
fprintf(fid, 'fprintf(fid,''+ EXTRAPOLATION=LINEAR INFINITY= ''); \n'); 
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fprintf(fid, 'fprintf(fid, ''( '');  \n'); 
fprintf(fid, 'for iii=2:length(Rinput(1,:)) \n'); 
fprintf(fid, '\t fprintf(fid,''%%10.5e '',Ginput(length(freq),iii)); \n'); 
fprintf(fid, '\t if rem(iii,15) == 1 & iii ~=1 \n'); 
fprintf(fid, '\t \t fprintf(fid,''\\n''); \n'); 
fprintf(fid, '\t \t \t fprintf(fid,''+ ''); \n'); 
fprintf(fid, ' \t end \n'); 
fprintf(fid, 'end \n'); 
fprintf(fid, 'fprintf(fid,'') \\n''); \n'); 
  
fprintf(fid,'fprintf(fid,''+ DATA=(%%d,'', length(freq)); \n'); 
 
fprintf(fid, 'fprintf(fid, ''( '');  \n'); 
fprintf(fid, 'for iii=1:length(Rinput(1,:)) \n'); 
fprintf(fid, '\t fprintf(fid,''%%10.5e '',Ginput(1,iii)); \n'); 
fprintf(fid, '\t if rem(iii,15) == 1 & iii ~=1 \n'); 
fprintf(fid, '\t \t fprintf(fid,''\\n''); \n'); 
fprintf(fid, '\t \t \t fprintf(fid,''+ ''); \n'); 
fprintf(fid, ' \t end \n'); 
fprintf(fid, 'end \n'); 
fprintf(fid, 'fprintf(fid,'') \\n''); \n'); 
 
fprintf(fid, 'for kkk = 2:length(freq) \n'); 
 
fprintf(fid,'\t fprintf(fid, ''+ ''); \n'); 
 
fprintf(fid, 'fprintf(fid, ''( '');  \n'); 
fprintf(fid, 'for iii=1:length(Rinput(1,:)) \n'); 
fprintf(fid, '\t fprintf(fid,''%%10.5e '',Ginput(kkk,iii)); \n'); 
fprintf(fid, '\t if rem(iii,15) == 1 & iii ~=1 \n'); 
fprintf(fid, '\t \t fprintf(fid,''\\n''); \n'); 
fprintf(fid, '\t \t \t fprintf(fid,''+ ''); \n'); 
fprintf(fid, ' \t end \n'); 
fprintf(fid, 'end \n'); 
fprintf(fid, 'fprintf(fid,'') \\n''); \n'); 
 
fprintf(fid,'end \n'); 

















function [BB] = insert_dot(AAA) 
 
AA = char(AAA); 
 
length_AA = length(AA); 
count = 0; 
for kk=1:length_AA 
    count = count+1; 
     
    if AA(kk) == '/' | AA(kk) == '*' | AA(kk) == '^' 
        BB(count) = '.'; 
        count = count+1; 
        BB(count) = AA(kk); 
    else 
        BB(count) = AA(kk); 




A.3. Hspice input file 
 
*****(64+1)bit NPRLGC model***** 
W1 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 
+ 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134  
+ 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151  
+ 152 153 154 155 156 157 158 159 160 161 162 163 164 0 201 202 203 204 
+ 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221  
+ 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238  
+ 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255  


























     The characteristic impedance and propagation constant of transmission lines can be 
extracted using two transmission lines, as shown in Figure B.1. The two transmission 
lines have the same physical dimensions with different length. In this analysis, the left 
parasitics are assumed to be symmetric to the right unknown parasitics since they have 
the same pad transitions. 
 
                
Figure B.1   Two transmission-line measurements for the characterization of transmission lines 
using Network Analyzers. 
 
Then, Figure B.1 can be expressed in the ABCD parameter’s form as follows: 
 
                                                                                                                               (B.1) 
 








































































































where   
 
 
and a, b, and c are the components of the unknown parasitics. M1 and M2 are the 
ABCD parameters converted from measured S-parameters. Z0 is the characteristic 
impedance and γ is the propagation constant. According to [1], the propagation constant 
γ can be easily extracted using the following equation without knowing the unknown 
parasitics, a ,b, c. 
                             ))12(cosh(2)21( 1 llMMTr −=− γ                     (B.3)       
where Tr is the trace defined as the sum of diagonal elements.  
     Compared to the propagation constant, the characteristic impedance extraction is not 
easy because it is not always possible. In Equation (B.1) and (B.2), there exist only 3 
independent equations for 4 unknown variables such as a, b, c, and Z0. For extracting 
Z0, therefore, one variable among a, b, and c must be assumed to be known. For 
example, a = 1 was used in [2][3]. Consequently, in order to extract Z0, the circuit 
models for the unknown parasitics are limited to models producing only two variables in 
their ABCD parameters. Symbolic Math in Matlab can be used to solve Equation (B.1) 
and (B.2) generating accurate results.  
     Pad deembedding is for extracting the pad parasitics such as a, b and c in Figure B.1. 
Once if the characteristic impedance and propagation constant of the transmission line is 
found, general pad de-embedding is possible using Equation (B.1) and (B.2) since there 
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